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Weste and Eshragian [Ref. 1] describe silicon compilers as "an automatic trans-
lation tool that converts a behavioral description into a mask level description."
Silicon compilers provide a powerful tool that allows the designer to explore perfor-
mance tradeoffs associated with changes to VLSI designs. This is a capability that
less automated design environments do not allow.
The Monterey silicon compiler (MSC) evolved from an ongoing effort to con-
vert the NMOS based MacPitts silicon compiler into a Scalable Complementary
Metal Oxide Silicon (SCMOS) silicon compiler. MacPitts was developed by Siskind.
Southard and Crouch [Ref. 2] at the Massachusetts Institute of Technology Lincoln
Lal:)oratories in 1981 - 1982. Like its predecessor, the MSC is a fixed floor plan sil-
icon compiler suited to handle concurrent parallel data-path architectures common
in many signal processing applications.
MacPitts has been studied at the Naval Postgraduate School since 1984. Early
thesis work dealt with its installation and documentation. Very little documentation
existed on MacPitts at that time. MacPitts was installed on the VAX- 11 /ISO by
D. Carlson in 1984 [Ref. 3]. In 1985 A. Froede [Ref. 4] discussed MacPitts"
internal structure, and R. Larrabee [Ref 5]. demonstrated the relationsliip between
the source program and the final chip layout. In 1986, M. A. Malagon-Fajar [Ref. 6]
completed a valuable study on the relationship between the compiler and its la^'our
language, L5. In the same year, E. Weist [Ref. 7] developed a flowchart l:»ased input
interface for MacPitts. In 1987, A. Mullarky [Ref. 8] designed the first SCMOS
cells, and E. Malagon [Ref. 9] described the structure of the data-path and inserted
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the first SCMOS organelles. That same year, J. Baumstarck [Ref. 10] designed and
inserted additional SCMOS organelles.
B. SCOPE OF THESIS INVESTIGATION
MacPitts' pad placement and pad routing algorithms are tremendously ineffi-
cient in both area and speed performance. The order in which pads appear on the
chip is specified by the user in the source file. MacPitts distributes the pads as
evenly as possible along the top, right and bottom sides. No effort to optimize au}-
of a number of possible parameters is attempted.
A second significant problem with MacPitts' designs is the requirement for all
nets connecting to pads to enter the circuit through the left side. The extremely
long routing paths that result, impact adversely on the chip's speed.
This investigation has two goals. First, to continue the study on the structure
and methods of MacPitts, and, second, to develop, implement and test algorithms
that will do a better job of routing pads than in MacPitts. This thesis introduces and
documents a set of LISP functions that result in more efficient pad placement and
routing. This is accomplished by first opening up the internal circuit to the outside
on both the left and right sides. Second, area and wire length optimization criteria
are introduced into the pad-placement routines. Finally, net layout algorithms were
modified to minimize the use of inferior routing layers, such as polysilicon.
C. THESIS ORGANIZATION
Chapter II discusses various routing methods. The routers discussed were se-
lected from the many available because of their applicability to specific routing issues
within MacPitts, or because of their fundamental value. Chapter III describes the
pad and river router and pad placement used by MacPitts, and Chapter IV describes
a new pad placement and pad router. Chapter V gives the comparative analysis
results between the new and old pad placement and pad routing techniques. Con-
clusions drawn from the results of Chapter V, and suggestions for future reseruch
are offered in Chapter VI. Appendix A contains the LISP code of the functions in
MacPitts involved with pad routing and placement. Appendix B contains the LISP
functions that implement the new pad placement and routing process. Appendix C
iaicludes the source files of all the circuits tested.
TT. ROUTTNG TECHNIQUES
Much work has been done on the LSI and VLSI interconnection problem. The
reahzation that all-purpose, optimal routers are an impractical approach to the
interconnection problem has led to a search for different approaches. The solution
has been to develop routers specialized to interconnect specific geometries. These
routers produce near optimal solutions with reasonable resource requirements by
exploiting circuit characteristics. This chapter discusses the nature of the VLSI and
LSI interconnection problem and surveys current routing techniques.
A. GENERAL ROUTING PROBLEM
The input for an instance of an IC layout problem consists of a set of cells and a
set of signal-net definitions. A cell can be thought of as a rectangular box with pins
on its boundary. Pins specify the location on the cell perimeter where electrical
connections are made, and a signal-net identifies a set of pins to be interconnected.
As a general rule, routing paths are not allowed to cross over cells. Because of its
complexity, the custom IC layout problem is divided into a placement phase and a
routing phase. In the placement phase the objective is to find a cell arrangement
that leads to an "optimum" circuit layout. It must minimize layout area, yet allow
sufficient space between cells for efficient routing. Several interesting techniques
have been developed. With names like synthetic annealing and genetic evolution,
these techniques emulate natural processes and avoid entrapment in local minima
by introducing a degree of randomness into the optimization procedure. This study
assumes that an acceptable cell placement has already occurred.
Once cell locations are established the routing process begins. The routing
problem is defined by a set of cells and a set of signal nets. A solution to the routing
problem is obtained once all pins specified by the signal-nets are interconnected.
The interconnection process must be completed within the context of technology-
dependent design rules.
The previous statement of the routing problem disguises its complexity. Find-
ing an optimal solution to routing even modest-sized circuits is an extremely diffi-
cult task. In fact, routing problems belong to a large class of NP-complete (non-
deterministic polynomial time complete) problems.^ No method for an exact solu-
tion with a computing effort bounded by a power of A'', where A^ is the number of
interconnections, is known.
Many factors contribute to the difficulty in finding optimal routing solutions.
The most significant are related to the physical and electrical properties of the
materials used in the circuit and to limitations in the fabrication process. The effect
these issues have in the design process is often included in the design environment
adopted by the designer. This environment is embodied by a small set of design
rules.
The properties of the various layers used in IC manufacture and their interaction
determine which layers are suitable for routing and how they are to be used. An
ideal routing layer has negligible propagation delays and is electrically insulated
from all other layers. Of course, no single layer measures up to this ideal. However,
as the following description shows, some layers come closer to achieving this ideal
than others.
An n-channel metal-oxide-semiconductor (nMOS) fabrication technology uses
metal, polysilicon and diffusion layers. Because the metal layer is insulated from
all others, it can cross either diffusion or polysilicon with no significant functional
^NP-complete problems do not yield optimal solutions to any efficient algorithm. The name refers
to the empirical observation that no solution bounded in time by a polynomial in 5, where S is the
number of steps required to solve one instance of the problem, has been found.
effect. In fact, to connect metal to other layers requires a poly-metal or a diffusion-
metal cut. Cuts are little more than holes through the insulating layer that permit
electrical connections between dissimilar layers. Unlike metal, whenever polysilicon
completely crosses diffusion, an nMOS field effect transistor is created.
Various fabrication and operation mechanisms contribute to alter the final prod-
uct from that conceived by the designer. These include: mask misalignment, vari-
ations in the photoresist edges due to variations in exposure, undercutting of the
oxide beneath photoresist corners, overetching, spreading of diffusion and implan-
tation under gates or near the source drain end, and tolerance of the field-oxide
windows. Finally, a feature's size can change during operation due to metal migra-
tion.
Rather than struggle with a long list of complex process and fabrication depen-
dent parameters the designer works in an environment consisting of a few conserva-
tive design rules. Design rules can be thought of as allowable mask layer geometries
that permit design variations while guaranteeing correct circuit behavior. The pur-
pose of design rules is to guarantee that, under the cumulative contributions of those
factors mentioned in the preceding paragraph, the circuit operates correctly. There
are many different design rule sets in use today. It is up to the user to select those
rules that best meet the requirements established by the technology, fabrication
process and intended market.
In 1979 Mead and Conway [Ref. 11] formulated a set of design rules for the
nMOS process that have become a standard in academia. They rely on the length
parameter A to determine a minimum feature size. The quantity A corresponds
to the maximum deviation of a mask on the wafer from its intended position. As
a result, the maximum deviation of two features on different masks on a wafer is
2 A. If the crossing of these two features is catastrophic for the design, they must
be separated by at least 2A in the design drawing. If not, it is assumed that the
maximum movement of an edge is 0.5A and the edges must be separated by at
least lA. These two rules form the basis for most of the Mead-Conway design
rules. Stricter exceptions are needed to contend with metal width and spacing,
and diffusion spacing. Mead-Conway design rules specify the minimum conducting
path width and the minimum distance between any layer combination. Simplified
Mead-Conway rules are depicted in Figure 1.
The decision to use Mead-Conway rules was based on three factors: they are
relatively simple to use; they are widely accepted by the academic community; and
they are the design rules which the MAGIC [Ref. 12] graphics editor design rule
checker uses. It should be noted that circuit performance degradation, as well as
an increase in chip area could make the A rules unsuitable for commercial use. The
original MacPitts designs did not adhere to Mead-Conway design rules. Lt. J.
Harmon edited the organelles. 1 and the control. 1 files at the Naval Postgraduate
School to remove all non-conforming structures.
The routing problem is further complicated by a wide choice of optimization
parameters. M. F. Kelly [Ref. 13] conducted a study on comparative router per-
formance. In the study he lists 22 problem specifications (routable area, number
of net-lists, etc.) and 22 performance description characteristics (total wire length,
routing area, etc.). Since there exists no practical algorithmic router, there is no
routing technique available that will route every circuit optimally. A router that
performs well for a specific circuit geometry and a given set of parameters may
yield unfavorable results if either the circuit architecture or optimization param-
eters change. Various parameters can be used to evaluate router performance.
Candidates include:
1. Degree of automation
2. Total wire length
Minimum Width Rules:
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Figure 1: Mead-Conway width and spacing rules
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3. Total resistance and capacitance
4. Number of cuts
5. Total routing area
6. Wire density or congestion
7. Number of bends
8. Computer resources required
B. ROUTERS STUDIED
Many routers have been developed to solve circuit interconnection problems.
By one set of criteria they are divided into two categories: algorithmic or heuristic.
The algorithmic suite is represented by Lee's [Ref. 14] expanding wave router and
its variants. Lee's router is algorithmic in that it guarantees to find a path for a
given net provided a path exists. All other routers are based on some heuristic.
A different set of criteria partitions the router suite into either detailed or global
routers. Global routers identify those routing areas that a net must traverse to
make contact with all its terminals. Detailed or exact embedding routers complete
the routing job by actually laying out the conducting paths.
A problem encountered in selecting those routers to be included in this study
when comparing routing strategies is the large numbers of routers currently avail-
able. Since it is virtually impossible to investigate all available routers, a selection
was made based on their fundamental value or their applicability to routing issues
in MacPitts. The routers to be discussed are the Lee router, global router, channel
routers, river router and the moat router.
1. Lee Router [Ref. 14]
Lee's router resulted from an endeavor to "... find procedures that will enable
a computer to solve efficiently path connection problems inherent in logical drawing,
9
wiring diagramming and optimal route finding." It is flexible enough to permit
the user to choose among one or more optimization parameters: wiring length,
congestion, layer crossover, etc. All versions route one net at a time, starting
out with a pin of the net and progressively assigning distance values to the cells
surrounding it, as in an expanding wave. This continues until the destination pin is
reached. The optimum path is marked by backtracking towards the source pin by
way of those cells with the minimum distance values. Variations between versions
of Lee's algorithm are primarily the result of different attempts to speed up the
routing process.
All Lee routers suffer from three significant flaws. First, since each net is
routed independently, early routing decisions can significantly degrade or completely
block the routing of subsequent nets. Second, Lee routers require vast amounts of
storage since each cell must be able to store both a distance value and informa-
tion about a backtrack direction. Finally, Lee routers are slow since the wavefront
expands in ail directions irrespective of the target's direction. Generally, the algo-
rithm has a time complexity in the order of 0{n^), where n is the minimum distance
between source and target.
Lee translates the layout problem into a C-space defined by the quintuple
{C,S,N,T,M)- In the model:
1. C is the set of cells, C = c^,c^, ...,c"' defined by a grid superimposed on the
routable area.
2. A'' is the l-neighborhood function, A^(c') = c\, C2, •••,c^. N{c^) defines a subset
of C whose elements are physically adjacent to c'.
3. 5 is a finite set of symbols called the alphabet of C.
4. F is a map of C to C x 5. For every c'
€
C, T(c') = (c',5-'), s^ G 5. In other
words, for every cell c' G C there is mapped to it a symbol s-' 6 5.
5. Let c' and c^ be two distinct cells in C. By a path p{c\ c^) is meant the chain
of all cells c° = c\ c\ c^, ...,c'" = d such that c'+^ G iV(c') for {i = 0, 1, ...,m).
By 7r(c', c^) is meant the set of all paths p{c\ c^) between cells c' and d
.
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6. M is the admission map with domain ir{c\c') and range 0,1. Any path
p{c\ cP) is said to be admissible if M{p{c\cP)) = 1. Otherwise the path is said
to be inadmissible. The set of all admissible paths is denoted by 7r"'(c',c^).
Given a set of admissible paths, Lee's algorithm finds the minimal path with
respect to a vector of r functions F = (/i, /2, •••,/r)- A path p^{c\c^) is said to be
minimal with respect to /i if
Mp\c\c^))<fMc\c^))
for all p{c\c^) 6 7r*(c', C'^). A path is minimal with respect to (/i,/2) if p^^(c', c-') G
P^{c\c^), where P^{c\c^) is the set of all paths in 7r*(c',C'^) that are minimal with
respect to fi. In other words, p^^ is minimal with respect to (/i, /2) if along all paths
minimal in /i, it is also minimal in /2. In a similar fashion, a path p^^'^'"^{c\ c-') can
be found that is minimal with respect to (/i, /2, •••, /r)- The vector F represents the
parameter or parameters which are to be minimized. Priority between parameters
is determined by position in F. The first parameter to be evaluated has the highest
priority, the second is next, and so forth. This convenient ordering results because
the minimal subset of 7r*(c*,c-') is first selected with respect to /i. All admissible
paths resulting from this selection become the domain from which minimal paths
for subsequent parameters are selected. This sequence of dependency is repeated
for each function.
Given two cells {c\c^) G C, Lee's algorithm will find those admissible paths
which are minimal with respect to F. The algorithm simply starts at one end, say
c' and marks all N{c') with a symbol of S. It then looks at all N{N{c')) and marks
all that are admissible (not a member of A^(c')). It continues this procedure until
it reaches the target cell or until all cells in C are marked. In this case, no path
exists. Finally, from all the possible solutions the optimal one is selected.
The following example illustrates how Lee's algorithm works. In this example












































Figure 2: Initial circuit configuration
of other net paths crossed. Lee introduced it as a minimal-crossing problem in
his original paper. Actually, it is a two function problem because it also prevents
routing on the edges (squares marked with x). In the example, net A has already-
been routed through squares 6, 5, 16, 15, 14, 3, 2, 11 and 28 (see Figure 2).
The 1-neighborhood function A^ and coordinate functions di,d2^d2, and ^4
are defined as follows. Given a cell c', (fi(c') is the cell directly above c\d2{c^) is the
cell to the right of c', (i3(c') is the cell below c' and <i4(c') is the ceil to the left of c'.
The vector F is constructed by considering the parameters to be optimized
and the properties of the fabrication materials. For example, in a two routing layer
technology such as nMOS, the routing process can be simplified by assigning one
routing layer to horizontal wires and the other to vertical layers. If a wire has
to change direction a via is used to connect the two dissimilar layers. For such a
minimal crossing problem the vector F consists of one function / which is described
as follows:
1- f{p(c'^ c')) = 0. The cell mass of a cell routed to itself is 0.
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2. If 5(c') = blank, then
min {/(p(c*,c-')),|cJ€N(c')} over all cJ
,
for which /(p(cVcJ)) has been defined;
/(P(c',c')) =
undefined otherwise
The cell mass of a blank cell equals the minimum among the cell masses of
its 1-neighbors.
3. If 5(c') = — , then
(min {/(p(c.,di(c'))),/(p(c'.d3(<:')))})+l.
,
if either one of the values of / is defined;
undefined otherwise
The cell mass of a cell with a vertical wire is the minimum among the cell
masses of its l-neighbors plus one.




^, , ,, ,
if either one of the values of / is defined:
/(P(c-,c'))= '
undefined otherwise
The cell mass of a cell with a horizontal wire is the minimum among the cell
masses of its 1-neighbors plus one.
5. If 5(c') =
L, J,
[" or ], then /(p(c*,c')) = oo The cell mass of a cell with a via
is large enough to prevent routing through it.
6. If 5(c') = X, then /(p(c*,c*)) = oo The cell mass of edge cells is large enough
to prevent routing through it.
The following terms axe used throughout the discussion of the minimal cross-
ing example:
1. A cell list L consists of names of cells which have been looked at and still have
admissible 1-neighbors that have not been assigned a chain coordinate.
2. Cell mass is the sum of / as it follows the path from the source cell to the
current cell being examined.
3. Chain coordinates are assigned to each cell that has been investigated. They
specify both the direction to the previous cell and the cell mass.
A solution to the routing of net B in Figure 2 is shown in Figure 3. The
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Figure 3: Cell configuration after Lee algorithm with a minimal-crossing parameter
is applied
[5, 17, 19]. Notice that cell 39 is not an admissible neighbor of 18 because it sits on
the edge. Based on the definition of /, cell 5 is assigned a cell ma.ss of 1 because
it already has a vertical wire. Cells 17 and 19 have cell masses of because they
are blank cells. Since their cell masses are minimum, cells 17 and 19 are appended
into L. Furthermore, chain coordinates (i , 0) and (T > 0) ^^^ assigned to 17 and
19, respectively. The in the chain coordinate refers to the cell mass. The arrow-
points the path back to the source cell. L now consists of cells 17, 18 and 19.
The process is repeated. Now the admissible 1-neighbors to list L include
5 and 20. All other cells are inadmissible because they are either edges (cells 36,
37, .38, 39 and 40), have vias (cell 16) or have terminals (cell 6). The cell masses
assigned are 1 and respectively. This time, cell 20 is added to L and is assigned
a coordinate chcun of (t , 0). Also, 17 and 19 are removed from L since all of their
possible 1-neighbors are either inadmissible or have alredy been assigned a chain
14
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Figure 4: Cell configuration after Lee algorithm with a minimum-wire-length pa-
rameter is applied
coordinate. Repeating this process leads the pointer to cell 27. L now includes cells
18, 10 and 27. Admissible 1- neighbors are cells 5 and 11 with cell masses of [1, 1].
respectively. L now consists of cells 5 and 11. The algorithm has determined that
it is not possible to route net B without crossings. Chain coordinates of (<— , 1) and
(t , 1) are cissigned to 5 and 11, respectively. The process continues until the path
with minimum cell mciss reaches the target cell els shown in Figure 3. Notice that
this path has one crossing at cell 11.
Figure 4 shows the same problem routed with respect to a minimum-wire-
length parameter. In this instance, different parameters yield different results for
the same circuit. It is precisely this flexibility that has made Lee's algorithm one
of the most popular Printed Circuit Boaxd routers.
2. Global Router
Global routers cissign nets to routing regions but leave the actuad track layout
to exact embedding routers such as the Lee or chajinel router. They are effective
in reducing seemingly intractable problems, into a series of less complex ones. This
15
divide and conquer approach can reduce computation times drastically. Global
routers must provide certain essential information for the exact embedding router
to complete the routing process. At a minimum this information must include:
1. The set of routing regions traversed by each signal net.
2. The set of edges crossed by a signal-net in each routing region.
3. A set of strands specifying which crossings must be connected within a region.
A net may have more than one strand within a region. Such cases result in
tree-like interconnection structures.
The global router algorithm is similar to the Lee router algorithm. Like
Lee's algorithm, the router is concerned with one path at a time. It begins at the
source and expands outward, evaluating a cost at each routing area. The algorithms
differ in that global routers evaluate all routing areas in the circuit (using Lee router
terminology, every routing region is assigned a cell mass for every net-list). Once cell
values are assigned, the optimal path is determined by backtracking from destination
to source as in the Lee router. Before starting a more detailed description of the
algorithm, some definitions are in order:
1. Routing regions must be defined by the global router or by some prior al-
gorithm. A common practice is to extend the horizontal and vertical cell
boundaries until obstacles (other cell boundaries) axe reached. The rectangu-
lar areas that form from the intersections of the various edge extensions are
the routing regions (see Figure 5).
2. Channel capacity refers to the number of crossings that a routing region can
support.
3. A fence-list consisting of all nets having pins within a routing region is con-
structed to ensure that crossing space is available for these cases regardless of
when that signal-net is routed.
4. Edge values represent the cost assigned a net-list for traversing any routing
region edge. This is a dynamic value. As more nets are allowed to cross a
channel, the channel edge values increase. When the channel is saturated, an
arbitrarily large number representing infinity is given to that region's edges
to prohibit any other nets from using that channel.
The global router initiates its path search at the signal-net source and expands






































Figure 5: Partitioning a chip into global wiring cells.
At each region, a value representing the total routing cost from the source to the
current region, is calculated. A cost value is computed by adding the cost of crossing
into the new area to the value calculated at the previous area. If this value is less
than the current value for that cell, it becomes the new value. Otherwise, the old
value remains in force. Once all regions are assigned a cost, the optimum path is
determined by backtracking along the minimum cost routing areas until the source
is reached. As with the Lee router, different optimization parameters can be used
to meet specific design goals.
Figures 6-10 describe events that lead to the selection of a path for net A.
The initial edge values in Figure 6 axe the result of nets that have already been
routed. Scores at the fifth and sixth step and at the end of the forward propagation
are shown in Figure 7-9. The number inside each square is the minimum sum of all
the edges crossed to get to that square from the source cell. Consider, for example,
squaxe (4,2), i.e., the cell in the 4th column and 2nd row. The cost at square (4,2)
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Figure 7: Cell values after step 5.
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Figure 10: The backtrace route.
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3. Channel Router
Channel routers are perhaps the most widely used routers today. Their pop-
ularity has resulted in the development of a wide collection of channel routing
techniques that efficiently interconnect more diverse architectures. The first chan-
nel router was introduced in 1971 by Hashimoto and Stevens [Ref. 15] to route
ILLIAC IV computer control boards. These two layer boards consisted of up to 165
identical dual-in-line IC packages in an 11 row by 15 column matrix. The channel
router was developed to exploit the large regular routing regions created by this
geometry.
As described by Rivest and Fiduccia [Ref. 16], a channel routing problem is
specified by:
1. A channel length A.
2. Top and bottom connection lists T = (Ti,T2, ...,Ta) and B = (Bi, B2, •, B\),
where 5, and Ti are the net names for the pin at the ith. column of the channel.
3. Left and right connection lists L = (^1,^2, ...Xn) and R = {Ri, R2, ...Rn)
specifying which nets extend through the ends of the routing channel.
A channel routing solution is specified by:
1. A channel width w representing the number of tracks used.
2. For each net n, a set of connected horizontal and vertical wire-segments whose
endpoints are grid points (x,y) with I < y < w and < x < A. Segments
with endpoints (i,0) or (i,if
-I- 1), where i is the z'th column of the channel,
must be included in Tj or 5,. Nets in L must have endpoints at x = 0,
while nets in R must have endpoints at x = A
-f- 1. Segments oriented along
the channel length are called tracks and usually are assigned metall, the
layer with the best performance characteristics. Segments that run across
the channel are usually shorter and are assigned a routing layer with inferior
electrical properties, such as polysilicon. When required, the different layers
are interconnected by means of cuts or vias.
To distinguish it from its descendants, the original channel router is commonly
referred to as the left- edge channel router. It tries to minimize the channel width,
tf
, by maximizing the number of nets sharing each track of the channel. This is
done in the following manner. Nets are sorted by the location of their left endpoint.
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Figure 11: The left-edge channel router.
In the example on Figure 11, the sorted list is [1,2,3,4,5,6,7,8,9,10]. The router then
selects the first endpoint, 1, and places it in the lowest left corner of the routing
;n-ea. It next searches for a segment that does not overlap net 1. In this case, net
6. As nets are selected, they are removed from the sorted list. This process is
repeated until no more nets can be placed in the first track. The algorithm then
starts with track 2, which in this example is occupied by nets 2, 7 and 10. The
process continues until all nets are assigned to a track. The track selections made
by the left-edge algorithm are shown in Figure 11.
The track assignment method used by the left-edge channel router is guaran-
teed to find an optimal solution to a channel, provided no vertical constraints are
present. If such constraints do exist, the left-edge router is not equipped to handle
them. Vertical constraints occur when pins from different nets are placed opposite
each other in a column. This forces one net above the other to avoid shorting the
nets. Figure 12 shows a vertical constraints between nets 1 and 3, nets 1 and 2, nets
3 and 4, and others. Vertical constraints can be represented by a vertical constraint




Figure 12: A channel with vertical constraints.
mg nets in the circuit and its branches depicting the relative position between the
horizontal net segments in the channel.
Figure 13. d depicts the vertical constraint graph of the channel shown in
Figure 12. The vertical constraint graph can be constructed iteratively by examining
the nodes at each column of the channel. Starting at the left side of the channel
described in Figure 12 net 3 is above net 1. This is represented on the vertical
constraint graph by placing node 3 above node 1, and connecting them with a line
as shown in Figure 13. a. In column 2, net 1 is above net 2. Since net 1 is already
part of our graph, the hne from node 1 is extended to node 2 as shown in Figure
13.b. In the next column net 3 is above net 4. The graph now looks as in Figure
13. c. This process continues until all columns have been examined. In the example,
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this occurs at the right end with the column containing net 5 only. Since net 5
has no vertical constraints, it is represented by a single isolated node. The vertical
constraint graph for the channel is illustrated in Figure 13.d.
The left-edge channel router fails to find a solution to channel problems with
cycles in the vertical constraints graph. Cycles in the vertical constraint graph
are called vertical constraint loops. As shown in Figure 14.a and 14. b, loops occur
when there are at least two distinct paths connecting two nodes. As Figure 14.
c
shows, solutions to these problems require that one of the two nets be split into two
horizontal paths. This is called doglegging.
The original dogleg channel router was proposed by Deutsch [Ref. 17]. It
overcomes the vertical constraint problem presented above by breaking net 1 into
subnets. Net la connects the top two pins and net lb completes the connection
to the bottom pin. The new vertical constraint graph is shown in Figure 14. d.
Dividing a net into subnets is not always possible because nets can only be divided
at columns where their pins are located. This means that cyclic loop problems can
be solved provided the net has at least three terminals. Cyclic loops involving two
terminal nets cannot be routed. Such a channel is illustrated in Figure 14. e.
Finally, a very different approach is taken by the greedy channel router pro-
posed by Rivest and Fiduccia [Ref. 16]. Instead of routing the channel on a row
by row basis as done by other channel routers, the greedy channel router routes
one column at a time starting with the left edge. In each column it performs the
following steps:
1. Makes connections to any pins at the top and bottom of the channel.
2. Combines as many as tracks as possible by merging or collapsing nets that
currently occupy more than one track.
3. Reduces the distance between tracks occupied by nets still occupying more
than one track.
4. Moves a net up if its next pin is on top of the channel or down if its next pin
is on the bottom.
26
Figure 13: Making the verticai constraint graph for channel of Figure 12: (a) first
column, (b) first two columns, (c) first three columns, (d) final solution.
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Figure 15: A channel routed by the greedy algorithm.
5. Adds a new track if a pin can't be connected because the channel is full.
Figure 15 shows a channel routed by the greedy algorithm.
The greedy algorithm still suffers from some of the problems afflicting other
algorithms. First, since it looks for local optimums, conditions could be created
that result in unworkable routing situations later on. Second, a cycle in the vertical
constraint graph might make the channel impossible to route in the available channel
length. The channel in Figure 16 provides such an example. Nets 3 and 10 cannot be
completed because they are extended to the right edge of the channel. To complete
this problem, the channel length must be increased by two columns.
4. River Router
The TxvtT router offers a fast and efficient exact embedding technique for the
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Figure 17: The river routing problem
It is the prescribed router when faced with:
1. A restricted or fixed routing space.
2. Terminals located on opposite sides of the routing area.
3. When only one routing layer is available, terminals are positioned so that no
"crossovers" are necessarv.
The router may be equipped with optimization routines to minimize the river width.
The river routing problem is more formally defined in the following manner.
Given a rectangular routing region with fixed dimensions, a set of n connection
points ordered from left to right along the top T = (Ti , T2, ...,Tn), and a set of n
connection points ordered from left to right along the bottom B = [B^.B^, ••, -S^).
the river router generates n wires to interconnect each (.S,, T,) pair (see Figure 17).
The wires must lie within the fixed routing region. If a one-layer river router is
used, no "crossovers" axe permitted.
Although the river router solves the problem given to it efficiently, few circuits
spontaneously produce layouts suitable for river routing. As a result, river routing
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almost always presupposes less than optimal cell layouts as the order of pins in one
river bank is made to correspond to the pin order across the river. These changes
inevitably lead to less efficient designs. MacPitts' approach to routing between
data-path and controller provides a clear example of this problem. To comply
with the requirement for no crossovers imposed by the river router, MacPitts must
compromise the optimization of either the data-path or controller layout. Since the
data-path is usually the more complex structure, MacPitts decides to make the pin
order of the controller correspond to the order in the data- path. The results are
long horizontal polysilicon runs that span the entire controller, and a controller that
may be larger than necessary.
5. Moat Router
The final step in the layout of an IC is the routing of internal cells to a ring of
pads on the circuit periphery. The peculiarities of the pad routing problem generate
a new set of heuristics which make the design of a routing scheme to specifically
solve this problem worthwhile. Since the region to be routed is usually in the shape
of a moat, the term moat router was coined by R. K. McGehee [Ref. 18].
The pad routing problem is actually an instance of the channel or river routing
problem. In fact, the moat is really just a channel bent into a ring. The horizontal
tracks found in the channel router are converted into concentric circles and vertical
columns are transformed into radial columns (see Figure 18).
Moat routers can use one or more routing layers. As with channel routers,
when two routing layers are available, the better conductor is assigned to wire the
longer lengths. In the moat router this corresponds to the layers of concentric
tracks. Since the radial columns are usually much shorter, the poorer conductor is
used there.
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Though similar in many respects to the channel and river routers, moat
routers introduce a unique problem. Because a moat is a closed loop some am-
biguity in selecting the best routing direction can occur. Within a channel there is
no ambiguity in routing a net-list. In a moat, a two terminal net can be routed in
two ways, a three terminal net can be routed in three ways, and so on (see Figure
19). Selecting the correct routing direction is crucial if optimal designs are desired.
C. SUMMARY
Selecting a specific router from the many available can be a very difficult prob-
lem. The global router divides a large problem into many smaller and simpler ones.
The versatile Lee router is an exact embedding algorithm that will find an optimal
route for a net, if a solution exists. Its demand for computer time and resources
however, cannot be always satisfied.
Channel routers require much less information but are limited to those problems
that can be expressed in terms of a well defined routing region with net connections
at the edges. The left-edge router results in optimal solutions provided that no
vertical constraints exist in the channel. Vertical constraints and cyclic constraints
are handled efficiently by either the dogleg or greedy channel routers.
The moat and river routers are actually channel router variants. The moat
router differs in that its routing areas form a ring. It is well suited to solve the pad
routing problem. In the river router all nets have a terminal on each "river bank"
.
When only one routing layer is available, the net-lists must be arranged so that no
crossovers occur between nets.
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III. ROUTING IN MACPITTS
The MacPitts compiling process produces a predictable design architecture con-
sisting of a variety of functional and physical components. To completely intercon-
nect a circuit, a variety of ad hoc routers, each intimately tied to the specific problem
at hand, are used. In this section MacPitts' approach to routing between data-path
units, between data-path and controller, and between the interior circuit body and
pads is examined. The LISP functions discussed in this section are enclosed in Ap-
pendix A. Throughout this thesis, MacPitts' function names will be indicated by
bold font and function arguments by italics.
A. ROUTING IN DATA-PATH
Starting with basic building blocks called orgajielles, MacPitts assembles a data-
path hierarchically. The data-path can become very complex. An organelle is a
hand-crafted one bit representation of a particular logic function, arithmetic func-
tion, shift function or comparison test. For an n-bit word, n organelles are stacked
vertically to form a unit. A description of the MacPitts data-path design and rout-
ing organization is presented by E. Malagon [Ref. 9]
.
All inputs to and outputs from an organelle are routed to the data-path bus for
transmission. Figure 20 illustrates a typical data-path design. Buses are located
directly above the organelles in each bit shce. They are easily identifiable by the
long polysilicon runs.
One curious feature of MacPitts designs is the requirement for all connections
from the pads to enter through the left side. This has far reaching implications. For
example, a signal produced at the far right end in the data-path must be routed
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Figure 20: Typical MacPitts data-path design
across the entire data-path in polysilicon. For laxge circuits, polysilicon wires in
excess of lOOOA are produced.
The data-path bus is produced by get-buses-from-data-path. This function
calls on get-buses-from-unit-lists to collect all the participating bus terminuls
from the various data-path sources. The hst of sources include: internal inputs,
registers, multiplexers, output ports and organelles. The function that collects all
the terminals with connections to pads is get-basic-buses-from-port-output-
unit. This function uses the macro make-left-tip to insert the attribute 'left' to
every port-output point. The left attribute causes the bus wire to extend from the
internal connection to the left edge of data-path. If the macro make-right-tip
were used instead, all data-path connections to the pads would take place thrcMigh
the right side.
B. ROUTING BETWEEN DATA-PATH AND CONTROLLER
MacPitts' control section performs Boolean logic operations on various signals
to generate signals that drive the multiplexers in the data-path. The controller logic
is obtained by means of a NOR gate array called a Weinberger array. Weinberger
arrays offer advantages such as a relatively compact structure ajid no need to cross
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signal nets. The controller connects directly to all control signal pads, tri-state
pads, clock super-buffers and data-path.
Routing between data-path and controller, as well as between super-buffers and
controller, is performed by a single layer river router with a non-optimal, but effec-
tive, channel-width calculation routine. The routing layer used in nMOS technology
is polysilicon. This choice simplifies the routing algorithm and reduces area re-
quirements (due to its smaller width). Unfortunately, when long wires are required,
polysilicon's high resistance can slow the circuit down significantly.
On the positive side, the minimum feature size for polysilicon is less than that
of metal, the only other practical alternative in nMOS technology. Each polysilicon
track requires 4A units, compared to 7A units for metall. A track is the sum of
the minimum layer width and the minimum spacing between layers, as specified
by the Mead-Conway design rules. A second advantage, relevant only in nMOS, is
that using polysilicon eliminates two poly-metal cuts per net. These cuts would be
required to cross over the power and ground rails located along both river banks.
Since each cut contributes an average capacitance of 9.6 x 10"'* pf/miP (based on
metal over poly capacitance of 0.6 x lO"'* in 4/i nMOS technology [Ref. 1: Table
4.5, pg. 135]), the use of polysilicon, particularly in small circuits, may result in
superior performance. This is of no consequence in SCMOS where two metal layers
are available.
The problem with polysilicon is its relatively long signal propagation time de-
lays. Polysilicon is approximately 100 times slower than metall [Ref. 1: Table
4.7, pg.l36]. As routing material, it can be used without appreciable circuit per-
formance degradation as long as r^ <C t^, where t^ and Tg refer to routing wire
delays and gate delays, respectively. Under normal conditions, this relation holds
true for polysilicon wire of lengths less than 200A. Above 200A, degraded circuit
performance resulting from signal routing can be expected. Unfortunately, routing
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Figure 21: Typical MacPitts controller design.
lengths greater than 200A are common in routing from data-path to controller. In
fact lengths in excess of 500A are found even in modest sized circuits.
Regardless of the layer used, the single most significant problem with the data-
path to controller router is its use of a single routing layer. This means that, since
crossovers are not allowed in the routing area, the terminal order in the controller
must correspond exactly to that of the data-path. This is a serious design constraint
that results in large, slow controllers. A typical MacPitts controller is illustrated in
Figure 21. Notice the long horizontal polysihcon runs used to interconnect sigiuils
that interact with each other. Long runs could be avoided if the controller terminals
were ordered to optimize the controller and not in response to the order of terminals
in the data-path. Also, longer runs require more tracks, because less track sharing
is possible. This increases the controller height and area. In summary, a one layer
router has a negative impact on both controller performance and size.
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In the process of laying out both the data-path and the controller, points with
the 'river' attribute are created. A point is an L5 structure consisting of a point-
name, x-coordinate, y-coordinate, layer and up to three attributes. L5 is the LISP-
based layout language used by MacPitts. Attributes are keywords that either iden-
tify a point to a process, or give qualitative position information about that point.
In this instance, 'river' identifies all interconnections between data-path and con-
troller that need to participate in the river routing process.
The call to river originates in layout-object. Before calling river, layout-
object first brings together all points that need to be interconnected into a net-
list. It then formats this list as required by the river router.
Net-list extraction is accomplished by obtaining the desired information from
larger lists. To this end, the variable top-part, which includes all details necessary to
lay out both flags and data-path, and bottom-part, which contains the details to lay
out the controller, are created. From these, the variables top-bank and bottom-bank
are formed. They contain the x-coordinates, sorted in increasing order, of all points
in top-part and bottom-part with the attribute 'river'. By design, the zth element in
top-bank corresponds to the ith element in bottom-bank.
River is called in the following fashion:
(river 'NP 2 (wing-span bottom-part) top- bank bottom-bank)
River input parameters are: layer, width, stretch, left and right. In nMOS technol-
ogy the layer NP indicates polysilicon. The width is 2 A, the minimum polysilicon
width allowed by design rules. Stretch will be discussed momentarily. Left and right
correspond to top-bank and bottom-bank, respectively. This change in names, top to
left and bottom to right, reflects an actual change of orientation that occurs while
in river. The original orientation is recovered by rotating the output list, river-






Figure 22: Wing layout
everything necessary to produce a layout of the circuit body: top-pari, bottom-part,
wing-layout river-layout and skeleton.
Stretch represents the height of wing-layout. The name reminds us how far each
net must 'stretch' past the bottom river-bank to reach its terminal on the controller.
It is determined by calling on wing-span with bottom-part as an argument. Wing-
span extracts all points with the 'wing' attribute from bottom-part. The attribute
'wing' identifies those control signals from the controller that connect to pads. For
each such point, wing-span increments stretch by 5A. Finally, an additional lA is
tacked on to stretch. Why does wing-span require 5A between tracks while river
needs only 4A? As illustrated in Figure 22, since each 'wing' net terminates on a
poly-metal cut during pad routing, the extra lA is necessary to satisfy design rule
requirements for 2A separation between poly and poly-metal cuts in the left pad
routing region.
The river routing process is performed by river, riverl, river-span and river-
span 1. As their nzimes imply, river-span and river-spanl calculate the required
river width to accomodate all nets. Although not an optimal algorithm, river-span
usually finds optimal or near optimal solutions. River-span uses layer, space, left
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Figure 23: Solution to river routing problem, (a) MacPitts solution, (b) optimal
solution.
and right as parameters. It determines the number of tracks required in the channel
by calculating the run-length — the maximum number of consecutive nets for which
the .x-coordinate of one bank is greater than that of the other. For example, a net-
hst can be described by ((1 12 16 29) (5 10 25 33)). The list enclosed in the first
inner parentheses represents the net terminals on the top-bank, while the list in
the second paxentheses corresponds to net terminals on the bottom bank. For this
net-list river-span returns a run-length value of 2 because this is the number of
consecutive nets where the terminals on one bank are consistently either greater
than or less than the terminals on the other bank. In this ca^e the nets are (20 30)
—
+ (40 50). The product of the run length and 4A, the minimum space required per
polysilicon track, gives the span of the river. The algorithm is not optimal because
it fails to recognize that nets which meet this condition and do not overlap can share
the same track. This illustrated in Figure 23. MacPitts' solution to the problem
(Figure 23. a) uses two tracks. The optimal solution, shown in Figure 23. b requires
only one track.
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The real workhorse in the river router is river 1. To function, riverl needs
the arguments used by river as well as span, where and flag. Span is the distance
calculated by river-span. Where is the y-coordinate of the track which the net
being routed is to use. Flag can take as values either "down", "up" or "straight".
"Down" indicates routing in the downriver direction T, > B,. "Up" indicates rout-
ing upriver when B, > Tj. "Straight" corresponds to routing across the river when
Ti = Bi. Essentially, flag provides a means for the algorithm to 'remember' whether
the previous routed net was routed upriver, downriver or straight across. Flag is
important to determine the value of where during the next iteration.
Riverl employs a simple and effective recursive routine to route all nets between
left and right in the manner shown in Figure 23. a. Figure 23.b illustrates the same
problem optimally routed. Since the nets are pre-sorted, applying the basic LISP
function 'car' to both top and bottom-banks yields the terminals that need to be
routed in the current net. Applying 'cdr' simultaneously to top-hank and bottom-
bank exposes the next net.
Riverl first compares the x-coordinates of the ith. net by applying the operators
=
, >, and < to the ith elements in left and right. The following listing illustrates
all the possible cases.
1. IF lefti = right i? THEN
* A single vertical polysilicon wire segment is laid out between net termi-
nals.
* flag = ''straight'
2. IF left^ > rightJ AND
- IF flag = 'down'7 THEN
* A vertical layer segment is laid down from data-path to where.
* A horizontal layer is laid down from left to right.
* A vertical layer is laid down from where to the controller terminal.
* where = where -\- {width -\- space).
* flag = ^down'
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- IF flag = 'up'? THEN
* A vertical layer segment is laid down from data-path to the first
track.
* A horizontal layer is laid down from left to right.
* A vertical layer is laid down from the first track to the controller
terminal.
* where = where + {width + space).
* flag = 'down'
3. IF left^ < rights? AND
- IF flag = 'up'? THEN
* A vertical layer segment is laid down from data-path to where.
* A horizontal layer is laid down from left to right.
* A vertical layer is laid down from where to the controller terminal.
* where = where — {width -\- space).
* flag = 'up'
- IF flag = 'down'? THEN
* A vertical layer segment is laid down from data- path to the last
track.
* A horizontal layer is laid down from left to right.
* A vertical layer is laid down from the last track to the controller
terminal.
* where = where — {width -{- space).
* flag = 'up'
C. ROUTING TO PADS
There are three phases to the process of routing from the circuit body to the
pads. They axe pad placement, net extraction and net layout. MacPitts' approach
to all three is very inefficient. There are three significant flaws with the layout
method used by MacPitts. First, since all inputs into the circuit body must en-
ter through the left side, extremely long routes and unecessarily wide channels are
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formed. This problem is not caused by the pad router functions, but by the as-
signment of the 'left' attribute by data-path, to all pad connections. A detailed
explanation is given in section III. A. Second, pad placement is only allowed on the
top, right and bottom sides. If the pads do not fit, the chip is extended in length
or width or both until all pads can be accomodated on those three sides. Finally,
pad position is dependent on the pad number assigned by the user in the source
file and not on any optimizing algorithm. The combined effects of these problems
are the large empty spaces usually found in circuits designed by MacPitts. This is
illustrated in Figure 24.
1. Pad Placement
MacPitts' pad placement algorithm lacks any 'intelligence' to improve either
circuit performance or area utilization. The functions directly involved in this
process are place-pins, extend-right and extend-top.
Interestingly enough, place-pins is capable of placing pins on all four sides.
It uses a four case conditional to assign pads with pin numbers less than number-
pins-per-side to the top; it then assigns those pads with numbers less than twice
number- pins-per-sides to the right side; next, pin numbers less than three times
number-pins-peT-sides are assigned to the bottom. Any remaining pads are assigned
to the left side. Pin numbers are assigned to pads in the circuit source file.
Why then doesn't MacPitts place pads on all four sides? Because number-
pins-per- sides is calculated by dividing the total number of pads by three and then
rounding the result up to the next integer. Thiis, circuits with 16, 17 and 18 pads
all yield 6 2ls a value for number-pins-per-side. By the time place-pins gets to the
left side, there are no pads left to place.
The functions extend-right and extend-top are used if the current circuit
length or width is insufficient to accomodate the number of pins assigned to it.
These functions are independent of each other, responding only to requirements
44
Figure 24: Routing pads in MacPitts
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set by number-pms-peT-side. For example, an 18 pad circuit with a length that
accomodates 10 pads and a width that fits only one will be extended by extend-
top until the six pads required by number-pins-per-side fit on each side; a five-fold
increase in area. The fact that the original dimensions can accomodate 22 pads
is irrelevant. These extensions can have a drastic impact on the final chip size as
demonstrated by this example and Figure 24.
2. Net Extraction
The functions directly involved in the extraction of nets are: extract- nets,
extract-basic-nets, order-basic-nets, rotate-basic-nets, extract-subnets and
extract-[side]-subnet. ^ All the data necessary to form net-lists can be found in
the parameters pins-layout and internal-layout. Internal -Iayout contains every de-
tail necessary to actually lay down the circuit body. Likewise, pins-layout contains
everything needed to produce a layout of the pads.
MacPitts starts the net extraction process by merging internal-layout to pins-
layout This list is then operated on by extract-basic- nets. This function serves
two purposes. First, it makes a list of lists, with the inner lists containing all points
with the same name. Second, it retains only those points with the attribute 'ring'.
The ring attribute identifies those terminals that participate in pad routing. To an
input such a^:
(((1 1) 10 20 nil (nil nil nil)) ((port input (a 1)) 100 nil (ring left nil))
((port input (a 1)) 100 200 nil (ring right nil)) ((phic) 50 nil (nil left ring))
((phic) 100 200 nil (nil top ring)))
^Many functions in the net extraction and net layout business come in four flavors: top, right,
bottom and left. For each function type ail flavors operate in the same fashion. For clarity and
brevity, the generic [side] will be inserted in place of the specific flavor whenever the clarity of the
issue being discussed won't suff"er from the substitution.
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extract-basic-nets returns the following list:
((((port input (a 1)) 100 nil (ring left nil))
((port input (a 1)) 100 200 nil (ring right nil)))
(((phic) 50 nil (nil left ring))
((phic) 100 200 nil (nil top ring))))
Next, each net in basic-nets is arranged in proper order by order- basic-
nets. This is accomplished by sorting each net with respect to an operator supplied
by basic-net-point-further-left?. This function examines the attributes of each
of the two points and supplies the correct sorting criteria to handle the specific
problem. For example, given the net:
(((phic) 50 nil (nil left ring)) ((phic) 100 200 nil (nil top ring)))
the operator (< (point-y pointl) (point-y point2)) is supplied. In this case point-y
of pointl and point2 equal 50 and 200, respectively, so this net is already in the
correct order.
At this juncture each net consists of at least two ordered points. The nets
are now processed by a rudimentary global router. It is rudimentary because,
while it does assign routing regions to each net, it does so with little emphasis on
optimization. This global routing function is the responsibility of extract-subnets,
extract-subnet and extract-[side]-subnet.
These functions work in a straightforward fashion. Remember that each net
point may have up to three attributes. The set of allowable attributes depends on
the operation that the point is destined for. For example, all points involved in
pad routing have the attribute 'ring'. A second attribute identifies the side where
the point lies and can take values of either 'top', 'right', 'bottom' or 'left'. The
third attribute gives additional position information and can take values of 'first',
'last' or 'nil'. Extract-subnet queries the first point of a net to determine which
side it is on. It does this through the macros is-point-top?, is-point-right?,
is-point-bottom? or is-point-left?. The net point must respond with true to
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one of the four macros. That macro will in turn call extract-[side]-subnet, where
[side] is the side in the point's attribute list. For example, if the first point is on
'top', extract-top-subnet is called.
The various extract- [sidej-subnet functions supply points necessary to al-
low continuous routing of a net from source to target. Continuity cannot be guaran-
teed for a two point net. The net called (port input (a 1)) of the previous example
illustrates this point. One point lies on the right side and the other on the left. To
connect them, extract- [sidej-subnet must generate four new points. Two direc-
tions are possible; either through the 'top' or the 'bottom'. Assume that in this
instance the top is a shorter route and is therefore selected. The new net is now:
(((port input (a 1)) nil 100 (ring left nil))
((port input (a 1)) nil 100 200 (ring right nil))
((port input (a 1) nil nil nil (ring left last))
((port input (a 1)) nil nil nil (ring top first))
((port input (a 1)) nil nil nil (ring top Isist))
((port input (a 1)) nil nil nil (ring right last)))
If the original two points were on a different set of sides than the example
above, a different set of points would be created. The process, however, remains
the same.
Extract-subnets can operate on nets with more than two terminals on one
or more sides. This is possible because extract- [sidej-subnet determines the side
of the next point in its original net, and calls on the corresponding extract- [sidej-
subnet. The process continues until all points in the net have been examined. This
capability is used in routing the control signal that places tri-state pads in either
the high or low impedance mode.
The final phase in the extraction process is the allocation of a track to each
net segment. While MacPitts' track allocation algorithm optimizes the channel
width, its inability to consider anything but the current channel results in a less
than optimal overall layout. It lacks the intelligence to assign tracks to nets so
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that cuts and poly bridges are not required at the channel corners and between
pad-terminals and their tracks.
3. Net Layout
The output from the net extraction process is called nets. It is used by
layout-nets, layout-[side]-net and layout-[side]-point to perform the detailed
routing. The pad router uses two layers, metall and polysilicon to route the nets.
Metall is the preferred layer due to its superior performance characteristics. Polysil-
icon is always used along with two poly-metal cuts to cross-over metal interferences
from either power/ground metall lines or other nets. Henceforth, this structure will
be referred to as a poly-bridge.
Layout-nets is inefficient code. It will insert poly-bridges at the pad ter-
minals and at the corners between routing areas even when this costly structure is
not required. This is illustrated in Figure 24. Notice how a poly-bridge is used in
connecting segments at the top-right corner when continuous routing in metall is
possible. In other words, the algorithm always routes for the worst case.
Layout-nets routes one net at a time. To assemble a layout it considers
three variables: the side of the current segment, its endpoints and the location of
the power and ground pads.
The side where the current point is located is found by use of the macros
is-point-[side]?. A 'true' condition is returned for the macro whose [side] matches
the side attribute of the point being investigated. Consequently, layout- [side]
-
nets, where [side] is the same as the side in the point attribute list, is called with
the net, to which the point belongs, as an argument.
In addition to net, the parameters top, right, skip and power are also used by
layout-[side]-net. Top and right are the width and length dimensions of the circuit
body. They correspond to extended-top and extended-right in Figure 25. Skip is the
x-coordinate of either the power or ground terminal, whichever is on the same side
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as the net point in question. If neither power nor ground is on the point's side, then
3kip is given nil as a value. Finally, power is the width of the metal wire connecting
ground or power to the power/ground skeleton. Skip and power are used to position
poly-bridges and allow nets to cross-over power/ground wires.
In laying out a net segment, layout-[side]-net considers all the points of a
net lying on that [side]. The function calculates the coordinates necessary to extend
the layer from one point to the other. The actual instrument used to lay out the
wire is the L5 function rect. As the name suggests, rect defines the boundaries
of a rectangle in a specified layer. Its arguments are: layer, x-min, y-min, x-max
and y-max. Information gleaned from the attributes ('first', 'last' or 'nil'), the track
number assigned to each side of a net by allocate-tracks, and the design rule
specifications are used to determine the value of the arguments used by rect.
Layout-[side]-net determines the segment endpoints from position attributes
of the net points on that side. It uses the macros is-point-first? and is-point-
last? to ascertain if either 'first' or 'last' occur in the point attribute list. If the
attribute is 'first', while operating on either the bottom or top sides, then a value of
2 is assigned to x-min. If operating on either the left or right side, then y-max takes
the value top. If the attribute were 'last' then x-max is given {right — 2) for a value
when operating on either the top or bottom sides, or y-min = when on the left
or right sides. If neither 'first' nor 'last' is in the attribute list, then the point must
be either a pad or an internal terminal. The correct endpoint is obtained by using
either the macro point-x when routing on the top or bottom sides, or point-y
when routing on the left or right sides.
The method described in the previous paragraph finds the segment endpoints
along the routing channel. How are coordinates specifying the segment's location
across the channel obtained? The location of the routing channels on the chip is
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Figure 25: MacPitts floor plcin.
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Cartesian coordinates (0, 0). The top-right corner, on the other hand Hes on the
point (right, top). These two points define a rectangular reference frame which is
simultaneously the exterior boundary to the circuit body and the inner boundary
to the routing areas. The tracks are evenly spaced concentric circles, starting with
track number 1 near the inner boundary. The space between tracks and the width of
each wire is obtained from the design rules. With this information, layout- [side]-
net is able to obtain the missing y-axis value when routing on either top or bottom
sides, or x-axis values when routing on either right or left sides.
So far, the pad routing area has been visualized as four disjoint rectangles
surrounding a circuit body. Actually, the routing area is a rectangular ring consist-
ing of four disjoint rectangular areas and four small, squaxe areas connecting them
at the corners. The interconnection of net segments at the ring corners is done by
layout-[side] -point.
Layout-[side]-net calls on layout-[side]-point, where in both cases [side]
is the same as the side of the net segment being operated on. Layout- [side] -point
considers three questions to determine the correct layout: which corner? from which
track? and to which track? The answer to the first question hinges on whether the
point has an attribute of 'first' or 'last'. For example, if currently in layout-top-
net with 'first' as an attribute, then layout-top-point is called with "left" as a
parameter; meaning, connect top and left segments. Likewise, the attribute 'last'
calls on layout-top-point with the parameter "right", indicating a connection at
the top-right corner. The current point track number is obtained with the macro
net-track-number. The track nimiber of the point it connects to is obtained with
the macros last-point-track-number or first-point-track-number. With this
information, layout- [side] -point is able to connect two net segments as shown











Figure 26: Routing moat corners in MacPitts
53
D. SUMMARY
MacPitts' routing methodologies are very inefficient. The choice of a one-layer
river router to interconnect data-path and controllers is unfortunate because it
forces a terminal ordering in the controller that usually results in non-optimal con-
troller designs. Polysilicon is not an adequate layer to employ in the river router
because of the long distances involved. Significant transmission delays result even
when wiring small circuits (less than 500 transistors).
The pad routing algorithm is also deficient. Pads are evenly divided and placed
on the top, right and bottom sides. Pads are never located on the left side. If any
one side cannot accomodate its pad quota, it is extended until it can. No attempt
is made to determine if the other two sides can accomodate the "overflow". The
final placement is determined by an integer assigned to the pad by the designer in
the source file. Pad 1 is located on the top-left, pad 2 is located immediately to the
right of pad 1, etc. The last pad is located on the bottom- left (see Figure 24). No
effort is made to place a pad near its internal connection terminal.
Finally, it is possible to route the pad routing channels with one layer. However,
since MacPitts does not coordinate track allocation between the four ring channels,
polysilicon and poly-metal cuts are always used to connect net segments at each
corner.
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IV. ROUTING IN THE MONTEREY SILICON COMPILER
The inefficient circuit designs produced by MacPitts is exemplified by the 251
transistor layout in Figure 27. This chip has dimensions of 1.78 mm and 1.74
mm for a total area of 3.10 mm^. A circuit performing the same functions can be
handcrafted into a much smaller design. Inefficiency can also be measured by per-
formance. Large circuits tend to be slower because of increased routing distances.
There are various reasons why MacPitts' designs exhibit poor size and performance
characteristics. This investigation has focused on the pad placement and routing
algorithms. A detailed description of MacPitts methodology in this area was pre-
sented in Chapter III. From Figure 27 the following problems can be observed:
1. All signals from the pads must enter the circuit body through the left side.
As a consequence, long wires and wide routing channels are generated.
2. No effort is made to minimize wire length by placing pads near their internal
connection points.
3. Even when sufficient space exists around the periphery to accommodate all
pads, circuit dimensions may be increased if a side cannot accommodate its
pad "quota". The circuit in Figure 27 was extended in both the vertical and
horizontal directions. This resulted in the large empty areas to the right and
above the internal circuit body.
4. Unnecessary use of polysilicon and vias resulting from aji inadequate track
allocation algorithm and the poor placement of the ground and power pads.
The high resistivity of polysilicon and the high capacitance of vias degrade
circuit performance.
This chapter introduces a pad routing strategy tailored to the MacPitts circuit
architecture. The algorithms are written in Franz Lisp and are included in Appendix
B. As in previous chapters, the LISP functions used in the algorithms will be denoted
by boldface fonts. Their arguments are denoted by italics.
55
Figure 27: Typical MacPitts circuit
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A. DATA-PATH
One of the more conspicuous and peculiar characteristics of circuits designed
by MacPitts is that all signals from the pads must connect to the internal circuit
through the left side. This behavior has a drastic adverse effect on circuit perfor-
mance. Depending on the specific circuit geometry, circuit speeds may be halved.
The worst possible scenario is depicted in Figure 27, where an output pad on the
right side and very close to its internal connection point, must be routed clear across
the chip to enter the circuit. From here it is routed, in polysilicon, across the entire
data-path. A second ill effect is that channels become progressively more congested
and wider than is necessary. The mechanism that results in such routing nightmares
was discussed in Chapter III.
The solution to this problem is simple and direct. As discussed in Chapter III,
all nets must enter through the left side because the macro make-left-tip is used
to attach the attribute 'left' to all data-path terminals that need to connect to the
pads. Changing the macro to make-right-tip makes all such nets connect to the
right side. Unfortunately the same relation does not apply with regards to the top
and bottom sides, since the bus infrastructure available for routing signals in the
horizontal direction, does not exist in the vertical direction. Consequently, it was
decided to limit the accesibility of data-path to the right and left sides only.
The ideal solution to the problem is to divide the data-path in half. Anything to
the left of center should route to the left side. Conversely, anything to the right of
center, should route to the right side. Since the exact length of the data-path is not
known during the bus construction phase, this mechanism is not feasible. A useful
indicator of distance that is available, however, is the number of units required by
data-path. Since units are laid sequentially across the length of data-path, they
provide a rough measure of data-path length.
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The Monterey Silicon Compiler uses the unit number to determine if terminals
within a unit that connect to pads should route either left or right. If the number of
the unit being processed is less than half the number of total units, its terminals will
route to the left, otherwise they route to the right. This capability was implemented
by means of a two case conditional within get-basic-buses-from-port-output-
unit. The function is included in Appendix B. Redesign of the circuit in Figure 27
with the changes discussed in this section results in the circuit shown in Figure 28.
Notice that pads can now enter the data- path through either the left or right sides.
Much area is wasted in both circuits. The mechanism which determines the final
chip size depends on pad placement and not on the changes introduced by the new
version of get-basic-buses-from-port-output-unit.
B. PAD ROUTING
There are three parts to the new pad routing process: pad-placement, net ex-
traction and net layout. The procedures exploit changes in the data-path routines
that allow signals to enter through either the left or right sides. These changes are
discussed in Chapter IV. A. Pads may be placed on two, three or all four sides. The
number of sides ultimately used is determined by a chip area optimizing algorithm.
Every effort is made to accommodate all pads into the space available. If the pads
require more space than is available, the longest side of the chip is extended until
all pads fit. By extending the longest side, the total increase in area is minimized.
Finally, polysilicon and via usage has been drastically reduced by proper placement
of the ground and power pads and by an efficient track allocation algorithm.
The pad routing functions are in the file frame. 1. They are invoked by a call
to layout-pins in layout-object. Layout-pins produces the layout information
that results in the pad ring shown in Figure 29. As in MacPitts, the final version
of pins-layout is obtained by running layout-pins twice. This is necessary because
the pad routing channel width requirements cannot be calculated until some idea of
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Figure 28: Opening data-path on the left and right sides.
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the pad positions is available. During the first run through layout-pins, widths of
are used. The results from the first run are used by get-ring-width to calculate
exact width requirements for the routing channels. These four values, representing
the channels widths of the top, right, bottom and left routing regions, are stored in
ring-width.
Once pins-layout is produced, the net-extraction processes begins. The algo-
rithm uses net information contained in internal-Iayout and pins-layout to build
two net-lists. The first list, left-ring-nets includes all nets that enter the internal
circuit through the left side. The second net-list, right-ring-nets corresponds to all
nets that enter the circuit through the right side.
The final phase performs the actual routing process. It too is divided into left
and right sides. The left side uses left-ring-nets as an axgument, while the right side
uses right-ring-nets. Each side is further divided into tnree problems: routing from
pads on the bottom, routing from pads on the side, and routing from pads on top.
The routing process is initiated by a call to moat.
1. Pad Placement
The new pad placement strategy differs from the original MacPitts' methods
in two significant ways. First, it finds the order of net terminals in top-part and wing-
span and builds a pad terminal list in the same order. Not only does this result in a
reduction of the average distance between net terminals, it also simplifies the final
routing. As discussed in Chapter 3, MacPitts builds the pad lists directly from the
source file. It has no built-in optimization capability. Second, pads may be placed
on two, three or four sides. The criterion for this decision is chip area reduction.
In contrast, designs by MacPitts always use three sides for pad placement.
The pad placement process is initiated by a call to arrange-pins from
layout-pins. Arrange-pins is responsible for selecting the sides that pads are
to be placed in. It does this by means of a three case conditional. The first option
60
Figure 29: MacPitts' pad ring.
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considers if all pins can fit along the top and bottom sides. If not, the possibility
of using top, bottom and either the right or left side is tested. If this strategy is
inadequate, all four sides are used.
Notice that, regardless of the placement approach, the top and bottom sides
will always contain pads. There are two reasons why these two sides are "common
denominators" in the pad placement schemes. First, as Figure 30 illustrates, the
skeleton ground rail is only exposed to pads along the top boundary. This config-
uration provides strong justification for placing the ground pad on the top. Since
it is advisable to maintain ground and power pads distant from each other to avoid
latch up problems, the power pad is best placed in the bottom. Once a side is
extended to provide space for one pad, placing more pads on that same side results
in no additional area requirements.
A second reason for having the top and bottom sides as common denominators
is that the top and bottom sides are usually longer than the right and bottom sides.
Circuit growth in the horizontal direction is a function of processing complexity.
Vertical growth, on the other hand, is a function of word length.
Arrange-pins yields a list named pin-net of the following form:
(4 ((((1 (signal input (reset))) (2 (on)) (3 (phia)) (4 (phib))) left)
(((1 (phic)) (2 (ground))) top)
(((1 (port input (a 1))) (2 (port output (c 1))) (3 (port input (a 0)))
(4 (port output (c 0)))) right)
(((1 (power))) bottom)))
The first element of the list indicates the number of sides selected for pad
placement and can be 2, 3, or 4. It must be followed by the same number of lists.
Each list contains a list of pads and terminates with the side where the pads in that
list are to be placed. Each pad is assigned a number. The product of this number
and the pad width provides the pad position (x-coordinate when placing pads on
top or bottom, y-coordinate otherwise). In this example, the leading 4 indicates
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Figure 30: MacPitts' power and ground frame
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that the enclosed pad Ust consists of four hsts. Each of these Hsts contains a hst of
pads and a side attribute. This attribute can take either top, left, bottom or right
as a value. As their names suggest, attributes indicate the side where that list of
pads is to be placed. Figure 31 illustrates the placement that results from the list
in this example.
Arrange-pins operates on pins, sorted-pins, extended-right and extended-
top. Pins is extracted from the circuit source file. It consists of a pad name and a
pad number. Pad numbers are assigned by the user in the source file. Pins is the
only list that MacPitts uses to construct the pad layout. It provides no information
with which to make intelligent placement decisions. The pins list that corresponds
to the previous example may take the following form:
(((ground) 1) ((phia) 2) ((phib) 3) ((phic) 4) ((on) 5) ((signal input (reset))
6)
((port input (a 0)) 7) ((port output (a 0)) 8) ((port input (a 1)) 9) ((port
output (c 1)) 10) ((power) 11))
The list Sorted-pins provides information that results in more effective pad
placement. The list is created by extract-internal-nets operating on top -part
and wing-layout. Top-part contains the exact position of those terminals in data-
path that connect to pads. Wing-layout contains similar information with respect
to terminals in the controller. Sorted-pins is made up of two lists. The first list
identifies all internal terminals that connect through the left side. This includes
all points in top-part with the attributes 'ring' and 'left', and every point in wing-
layout. The second list contains all top-part points that have attributes 'ring' and
'right'. The attribute 'ring' is used to identify all points that participate in the
pad routing process. The 'left' attribute indicates that the point is located on the
left edge of data-path. The 'right' attribute indicates that the point is located on
the right edge of data-path. These two lists are then sorted from the smallest to
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Figure 31: Placing pads on four sides.
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the greatest y-coordinate. This service is provided by sort-by-y. Arrange-pins
dismantles the Hst sorted-pms into two Hsts. The first list is assigned the name left.
The second is given the name right. The sorted-pins list corresponding to the left
side of the example above is:
(((reset) (on))
The list corresponding to the right side is:
((input (a 1)) (output (c 1)) (input (a 0)) (output (c 0))))
As the example shows, sorted-pins and pins are two very different lists. First,
sorted-pins is missing a number of pads. In -fact, ground, power, phia, phib and phic
are never present in sorted-pins. These pads are treated differently because, when
routing is concerned, they do not interact with the internal circuit as other pads
do. Ground and power connect to the skeleton, not the circuit body. The clock
signals: phia, phib and phic, are unique in that, for any circuit, they may connect
to either the right, and/or left sides. This provides some latitude in making the
final pad lists. When on the left side, clock pads are always located between the
wmg-layout and top-part terminals. On the right side, they are always the bottom
three terminals. Of the three, phia is always on the bottom, phib in the center and
phic on top. Clock pads are appended one at a time to the shorter of the two lists
in sorted-pins. Since the list lengths are revaluated after each insertion, all three
pads need not always be connected to the same side.
Pins and sorted-pins also differ in the structure of their list elements. i\
net referred to as (input (a 0)) in sorted-pins is called (port input (a 0)) in pins.
The difference is that the elements in sorted-pins are net names. The elements in
pins are pin names. Pin names not only identify signals names, they also identify
the type of pad. In the example, the net name is (input (a 0)). The pad type is
port input. Some other pad types include: tri-state, port output and i/o4. This
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difference drives the requirement for pins in arrange-pins. Once the pin layout
lists are formed in arrange-pins, order-pins is called to transform each partial
pin name into the complete pad name. Order-pins finds each element of the layout
list in pins and imports the missing name parts.
When all pads can fit into the top and bottom sides pad-on-two-sides is
called. This function uses four arguments: left^ right, a list consisting of the clock
pads, and the difference in the number of elements between left and right, to build
a pad list that results in the placement of all pads on the top and bottom sides. It
attempts to balance the number of pads in left and right by transferring clock pads
to the shortest of the two. Finally, it appends the power pad to left, and appends
ground to the right. Left is placed along the bottom, and right is placed along the
top. Figure 32 illustrates the pad layout for this configuration.
When three sides are required to accommodate all pads pad-on-three-sides
is called. This function uses left, right and the clock pads to build a pad list that
results in the placement of all pads on the top, bottom, and either the left or right
sides. The clock pads are appended to the shorter list between left and right. When
there are more pads in right than in left, the pads in left are placed along the bottom.
Any remaining pads are placed on top. Pads in right are placed along the top and
right sides. Any remaining pads in right are then placed along the bottom.
Placement of pads on all four sides is directed by pads-on-four-sides. As in
all previous cases, clock pads are affixed to the shorter list between left and right,
power is the first pad in left, and ground is the first pad in right. The algorithm
starts with the left list. It assumes that the best solution is one that ensures that
the left side is completely used. It does this by finding the difference between the
number of pads that fit on the left side and the number of pads in left. If the
difference is one or less, it positions power on the left corner of the bottom side,
and all others on the left side. Otherwise, it divides the difference by two, and places
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Figure 32: A circuit with pads on two sides.
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this number of pads on the bottom, fills up the left side, and places the remainder
on top. Pads in right are placed in a similar fashion. If the difference between the
number of pads that fit on the right side and the number of pads in right is one or
less, the ground pad is placed at the right corner of the top side. Otherwise, the
difference is divided by two, and that number of pads, starting with ground, are
placed on top, then the right side is filled, and finally, any excess is placed along
the bottom. Figure 31 illustrates a circuit with pads on all four sides.
In all pad placement schemes, ground is the first pad placed when routing
right. It is always located on top. It serves as a boundary; pads to the left of
ground connect to the left side of the circuit, while those to the right of ground
attach to the right side of the circuit. In a similar fashion, power is the first pad
placed when routing left. It is always on the bottom. It also serves as a boundary.
To its right, all pads attach to the right side. To its left, pads connect to the left
side of the circuit. This characteristic of the ground and power pads is exploited
during net extraction. Placing ground and power pads in this fashion eliminates
all occurrences of nets crossing over the power/ground pad to skeleton connecting
wire. It reduces the number of vias and the amount of polysilicon required.
2. Pad Layout
Once pin-net is formed, pad layout is initiated by place-pins. The list pro-
duced by place-pins is named pins-layout. This list contains the information re-
quired to produce pad layouts such as the one illustrated in Figure 33. Place-pins
peels one list from pin-net at a time and transfers it to place-pinsl. Place-pinsl
extracts the side where pads in that list are placed, the pad name and the pad
number and forwards it, one pad at a time to place-pin. Place-pin uses the pad
name, pad number and side information to determine the type of pad, its exact










Once the pad type is determined, layout-pad calls on the appropriate func-
tion that returns a list specifying the actual pad layout. These functions are defined
in the file pads.l. The following call results in the description of the pad in Figure
34:
(layout-pad20b-input-pad power (input-pad- name pad)
(input-pad-in-wire pad) side)
The function layout-pad20b-input-pad specifies the type of pad. In this
case an input pad of type pad20b. A second type of pad class is rinout. A call to
this type takes the form layout-rinout-input-pad.
Layout-pad calls on the input-pad-name to label the pad with the name
specified by the parameter pad, and input-pad-in-wire to label the point on the
pad where the internal circuit must connect to. The parameter power is the width
required by the pad-layout ground and power ring.
To position the pad within pins-layout, place-pin uses provides the pin num-
ber and side to the L5 function move. Move takes three arguments: item, x-
distance and y-distance. To place a pin on the right side, place-pin calls:
(move (rotccw (layout-pad pin power Wight))
right
(* (pad-class-width) (1- pin-number)))
In this example the pad to be moved is brought in by layout-pad and rotated
counterclockwise by the L5 function rotccw. The pad is moved in the x-direction by
the parameter right. This parameter is obtained by the function pins-dimensions
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Figure 34: Results from layout-pad20b-input-pad
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across the large power and ground rails that surround the internal layout. The pad
is moved in the y-direction by the product of pad-class-width and pin-number— 1.
Pad-class-width has no arguments. It returns the width that corresponds to the
pad type in question. For the pad20b class, this parameter is 128A. It is lOOA for
the rinout class.
3. Net Extraction
The purpose of the net extraction process is to build net-lists. A net-list
specifies all terminal locations of a net. In the pad routing process, net extraction
must identify net terminal locations in internal-layout and pins-layout.
The net extraction functions in the Monterey Silicon Compiler exploit design
characteristics, inherent to the Monterey silicon compiler, to simplify the algo-
rithms. First, since the pads are ordered in the order that nets appear inside the
circuit, once the first is found on both lists, the other nets fall out automatically.
Second, pads that connect to the left side of the circuit are always left of the ground
and power pads. Pads that connect to the right side of the circuit are always to the
right of the power and ground pads.
The net extraction process described here performs well when confronted with
two terminal nets. It is not equipped to handle nets with three or more terminals.
Multi-terminal nets occur when more than one tri-state pad is used in a circuit.
The control signal used to change the impedance state of tri-state pads usually
form a multi-terminal net. The Monterey pad router does not currently have this
capability.
Two net-lists are formed during net extraction. The first, given the name
left-ring-nets, consists of nets that connect to the left side of the circuit. Right-ring-
nets includes all nets that connect to the right side of the circuit. Since they are
formed by almost identical processes, only left-ring-nets is discussed here.
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Left-ring-nets is a list of two lists. The first list contains the y-coordinates of
all the internal terminal points. This list is obtained by means of the functions sort-
y and get-left- nets 1 in much the same way that was described in the extraction
process that led to pad placement. Essentially, all those points in internal-layout
with both the 'left' and 'ring' attributes are extracted, then sorted by increasing
order of their y-coordinates.
The second list contains coordinates for terminal points at the pads. The
values in this list are interpreted as follows:
1. If value < 0, then the point is on the bottom side, and abs{value) = x-
coordinate.
2. If value > extended-top, then the point is on the top side, and
value — extended-top = x-coordinate.
3. If < value < extended-top, then the point is on either the left or right side
and value = y-coordinate.
These values are obtained by applying prep-pad-bank to pins-layout. Since
the order of pads in pins-layout is derived from the order of terminals in internal-
layout, the first element in the first list connects to the first element in the second,
the second element in the first list corresponds to the second element of the second
list, and so on. A circuit with extended-top = 100, and pads on the bottom, left
and top that connect to the left side, could have the following left-pad-bank:
((10 20 30 50 70) (-40 20 40 70 130))
Prep-pad-bank serves three functions. First, it finds the x-coordinates for
both the ground and power pads. Second, it divides pins-layout into two lists.
Pads to the left of the power and ground pads are packaged in a list and passed to
left-pad-bank. Pads to the right of the power and ground pads are passed on to
right-pad-bank. Both functions represent each pad into a single number. This
number is sufficient to locate the pad terminal. The terminal numbers are assigned
as follows:
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1. If the pad is placed on the right or left side, net^d, =y-coordinatepo^^.
2. If the pad is placed on top, netpad^ = extended-top-\-x-cooTdma.tepad,-
3. If the pad is placed on the bottom, netpad, = 0— x-coordinatep^^^.
4. Net Layout
The goal of the net layout process is the interconnection of the net-lists con-
structed during net extraction. Of course, this task must be performed within the
framework of the design rules. The proposed net layout method is customized to
the Monterey Silicon Compiler target architecture. It combines routing strategies
found in the moat and river router. These routers were discussed in Chapter II. B.
4
and II. B. 5. The Monterey Silicon Compiler pad router is designed to minimize
polysilicon and via utilization in the routing channels. It does not guarantee the
smallest possible channel width. The pad router is a river router with a river bed
in the shape of a rectangular ring. The routing area is made up of four rectangular
channels and the four square areas at the corners. The rectangular areas are located
between the outer skeleton ground and power rails, and the interior boundary of
the pad ground ring. Figure 35 illustrates the pad routing area.
The differentiation between nets that connect to the left side of the circuit,
and nets that connect to the right side is also observed by the net layout functions.
The pad routing process is initiated by a call to moat. Moat has three arguments:
left-ring-nets, right-ring-nets and ring-width. Ring-width is a list of four numbers.
These numbers represent the ring channel widths for the top, right, bottom and left
sides. The pad router functions use the macros top-width, right-width, bottom-
width and left-width to access the desired value from ring-width. Moat has only
one function, to direct the appropriate net-hst to route-left-bottom md route-
right-bottom. Since route-left-bottom and route-right-bottom perform their





























Figure 35: Pad routing area
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The most complex type of pad routing problem that the Monterey compiler
can be presented is shown in Figure 36. a. The routing area for this instance of left-
ring-nets consists of the left portions of the bottom and top rectangular channels,
the entire left channel, and the corner areas at each end of the left channel. The
important parameters in this routing problem are the net-lists and the edges of
the top and bottom boundaries of the left routing channel occurring at y = and
y =extended-top. The net-list is important because it identifies the terminals that
need to be routed. The edges of the left channel are important because they identify
the ring corners.
During- the discussion of routers in Chapter II, it was determined that the
moat router is nothing more than a modified channel router. Since the net-lists are
sorted, i.e., the 2th element of the terminals on the left side belongs to the same
net as the ith element of the terminals on the right side, this routing problem can
be solved with river routing techniques. The only issues to resolve are the track
allocation problem and routing around the ring corners. These problems are solved
simultaneously by the layout routines.
Tracks must be allocated not only to minimize the occurrence of vias and
polysilicon but to prevent shorts caused by overlapping different nets. The track
allocation method used is essentially that used by the MacPitt's river router and
discussed in Chapter III.B. A differentiation is made between nets that are routed
up-river (the y-coordinate of the internal terminal is greater than the y-coordinate of
the pad terminal), nets routed down-river (the y-coordinate of the internal terminal
is less than the y-coordinate of the pad terminal), and nets routed across river (y-
coordinate of both terminals are equal). Picturing the routing area as divided into
a number of concentric tracks, for each consecutive net routed up-river the assigned
track is incremented by one. That is, the first net routed up- river is assigned to


















Figure 36: Sample routing problem: (a) routing by Monterey silicon compiler, (b)
errors caused by change in routing direction
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situation occurs, the track counter is reset to one. The same method is used to
assign tracks to consecutive nets routed down-river. In this instance, however, it
is an up-river or across river net that resets the track counter to one. Every time
an across river situation occurs the track counter is reset. Once a net is assigned a
channel it remains in that channel until it reaches its destination.
Tracks must be allocated to prevent interference when routing subsequent
nets. The algorithm routes the lowest net first, using route-left-bottom. After all
nets with pad terminals on the bottom are routed, what remains of left-ring-nets is
passed to route-left-side. Route-left-bottom recognizes pad terminals from the
bottom side because their net values are less than zero. Finally, if any nets exist
with net coordinates greater than extended-top, they are passed to route-left-top
for routing.
If the track allocation method were used as described above, all consecutive
down-river nets would interfere with each other. This is illustrated in Figure 36. b.
This problem is avoided by reversing the track number order between up-river
and down-river nets. For up-river nets track assignment starts with the innermost
net and grows outward. For down-river nets track assignment originates with the
outermost track and proceeds inward. With this modification, the track allocation
method described in the previous paragraph yields the channel of Figure 36. a.
The track that a net is to occupy is determined by the parameter track.
When routing nets with pads on the bottom, route-left-bottom increments this
parameter by one for each net it routes. This simplification is possible because
pads on the bottom always route up-river. In a similar fashion, nets routed by
route-left-top always route down-river.
When routing nets with pads on the sides any of the three routing directions
may occur. The direction in which the last net was routed is preserved by means
of flag. This parameter may take one of three values: 'down', 'up', or 'straight'.
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Route-left-side determines whether to update or reset the track counter by ob-
serving the state oiflag, and by the routing direction of the current net being routed.
The possible outcomes are:
• If current net is straight THEN track = 1
• If current net is down-river THEN
— If flag = straight or flag = up THEN track = 1
— If flag = down THEN track = track -{ 1
• If current net is up-river THEN
— If flag = straight or flag = down THEN track = 1
— If flag = up THEN track = track + 1
Routing around the corners is very simple. The algorithms treat corners as
simple extensions of the regular rectangular routing areas. As Figure 37 shows, the
net must penetrate into the corner until it reaches the square's diagonal that best
aligns with a radial extending from the center of the circuit. In the corner shown in
Figure 37, the left bottom corner is simulated by setting the reference point (0, 0)
at the top-right corner of the square. The values for both x-min and y-min are
both the negative of the product between the track occupied by the net and the
track width. The track width is the sum of the technology dependent parameters
space and width. The track niimber is the parameter track. The x-max and y-max
parameters needed to establish the wire dimensions can be obtained from x-min,











Figure 37: Routing the corners
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B. SUMMARY
The pad router developed for the Monterey SiHcon Compiler outperforms the
original MacPitts pad router in all respects. It requires less area, reduces wire
lengths and minimizes the usage of polysilicon and vias. These across-the-board
improvements are possible due drastic changes in the pad placement algorithms,




A. MONTEREY SILICON COMPILER ENVIRONMENT
The functions discussed in Chapter IV and included in Appendix B were inserted
in the Monterey ISI workstation environment developed by J. Harmon [Ref. 19].
This environment allows MacPitts' circuits to be viewed by MAGIC [Ref. 12].
Changes made by J. Harmon to organelles defined in data-path.l and organelles.!,
permit error free extraction of files for simulation. The errors were caused by design
rule incompatibilities between MacPitts and MAGIC.
To design environment is created by issuing the following commands on an ISI
workstation:
Macpitts loads MacPitts environment
include patches replaces MacPitts' data-path.l, library
and organelles.! with versions created by
J. Harmon [Ref. 12]
include buses adds functions that allow connections to
the right and left side of data-path
include pad-router adds pad placement, net extraction and
pad routing functions
macpitts file-name begins circuit compilation
B. RESULTS
The new pad router was tested on four circuits. Both the MacPitts and Mon-
terey version layouts are illustrated in Figures 38 - 45. Table 1 lists measurements
for a number of significant parameters. This particular set of circuits was selected
because of their wide range of sizes and internal structure. The source code used
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to compile them is included in Appendix C. The first design, MEMORY, is a 2-bit
latch with over 200 transistors. It was used extensively during the software devel-
opment phase because of its small and simple design. TEST is a 3-bit incrementor
with over 500 transistors. MULTIP4 is a 1200 transistor 4-bit multiplier designed
by D. Carlson [Ref. 3]. Finally, TAXI was presented by Siskind, Southard and
Crouch [Ref. 2] in the original MacPitts paper. It is a 1500 transistor, 8-bit taxi
meter.
Both MacPitts and Monterey silicon compiler designs were produced for each
circuit. Testing consisted of ESIM [Ref. 12] and CRYSTAL [Ref. 12] simulations on
both the MacPitts and Monterey versions of each circuit. ESIM is an event driven
switch level simulator. It was used to verify the logical integrity of the Monterey
designs. A successful test was one in which the results obtained from a Monterey
design matched the results of the MacPitts version exactly. CRYSTAL performs
timing analysis by measuring critical path transmission delays.
ESIM results verified that the new pad router maintained the circuit's logi-
cal integrity. Results from Monterey compiler circuits matched those obtained by
MacPitts' circuits exactly with one exception. ESIM had difficulty simulating both
the MacPitts and Monterey versions of TAXI when the circuit was fitted with tri-
state pads. Each version produced different and incorrect results.
Of the many parameters available for performance analysis, wire length, layer
type, chip size, number of vias and critical path speed were selected because of their
direct relation with the issues which this thesis undertook to investigate; reduction
of total chip area and increased chip speeds. Chip size has been widely used as a
measure of technology performance. J. Wyatt [Ref 20] demonstrated the contribu-
tion that long wire lengths make to signal propagation delays. Table 2, obtained
from [Ref. 1] shows that signal delays associated with polysilicon are 100 times the
delays experienced with metall wires of equal length.
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TABLE 1: STATISTICS FOR MACPITTS AND MONTEREY CHIP DESIGNS
CIRCUIT PARAMETER MACPITTS MONTEREY tPt^ X 100
MEMORY
length (mm) 1.78 1.67 94
width {mm) 1.74 1.43 82
area (mm)^ 3.10 2.39 77
no. vias 60 9 15
wire length (/i) 17.4 X 10^ 4.5 X 10^ 26
polysilicon (^) 3.6 X 10^ 1.1 X 10^ 31
metall (^) 13.8 X 10^ 3.4 X 10^ 25
critical path (ns) 258 147 57
TEST
length {m,m,) 2.57 2.04 79
width {mm,) 1.83 1.86 102
area {mm.)'^ 4.70 3.79 81
no. vias 65 10 15
wire length (^) 28.78 X 10^ 15.38 X 10^ 53
polysilicon (/i) 9.95 X 10^ 2.04 X 10^ 20
metall {fi) 18.83 X 10^ 7.69 X 10^ 41
critical path (ns) 671 604 90
TAXI
length {m,m,) 4.07 3.49 86
width {mm,) 2.72 2.81 103
area {m,m)^ 11.07 9.81 89
no. vias 117 15 13
wire length (^) 76.4 X 10^ . 38.0 X 10^ 50
polysihcon (/u) 25.4 X 10^ 13.2 X 10^ 52
metall (//) 51.0 X 10^ 24.8 X 10^ 49
critical path (ns) 1998 1864 93
MULTIP4
length {m,m) 5.19 4.70 91
width {m,m,) 2.40 2.42 101
area {mmY 12.46 11.37 91
no. vias 104 16 15
wire length (/i) 57.26 X 10^ 42.13 X 10^ 74
polysihcon (/i) 20.02 X 10^ 2.73 X 10^ 14
metall (/i) 37.24 X 10^ 39.40 X 10^ 106




Figure 38: MEMORY circuit design by MacPitts
S6
Figure 39: MEMORY circuit design by Monterey
87
Figure 40: TEST circuit design by MacPitts
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Figure 41: TEST circuit design by Monterey
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Figure 42: MULTIP4 circuit design by MacPitts
Figure 43: MULTIP4 circuit design by Monterey
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Figure 44: TAXI circuit design by MacPitts
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Figure 45: TAXI circuit design by Monterey
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1. Area
The MacPitts pad router impacts on the final chip area in three ways:
1. Circuit extension in either the horizontal and, or vertical direction if any of the
three allowed pad placement sides cannot fit the number of pads indicated by
number-pins-per-side. This is common in small circuits with limited placing
space. This is the mechanism that produces the large empty areas in MacPitts'
version of MEMORY.
2. Since all nets must be routed through the left side, net congestion produces
wider routing channels. By necessity, the sum of tracks in the top and bottom
channels must equal the number of pads (except for ground and power).
3. Designs reserve space for pads on all four sides yet pads are placed on only
three. This is illustrated in Figure 43 where a distance wide enough to ac-
commodate pads is evident on the left side.
The Monterey pad router solves the problems listed above. As a result, it
will always produce smaller layouts than MacPitts. Specifically, the Monterey pad
router will:
1. Place pads on 2, 3, or 4 sides to minimize area. If the number of pads do not
fit around the circuit, the longest side is extended until they do. By extending
the longest side, the total increase in area is minimized.
2. Ability to enter data-path from both the left and right sides reduces net
congestion on the left side and tends to reduce routing channel widths.
3. The exterior pad power ring is collapsed on sides without pads. This is demon-
strated on the right and left sides of Figure 44.
These mechanisms interact to make all Monterey circuits smaller than their
MacPitts counterparts. Best performance is obtained for small circuits, under the
influence of the first mechanism. For such circuits, area reductions of 20% - 25%
are common. Larger circuits exhibit area reductions in the 10% - 15% range. These
circuits tend to place all their pads on the bottom and top sides. The third area
reduction mechanism is most significant here since both the left and right pad power
rings can be collapsed.
2. Wire Length
Wire length is a useful indicator to determine router effects on circuit speed.
J. Wyatt [Ref. 20] describes the effect of interconnect on signal delays. The impact
93
Figure 46: MOS inverter circuit with fanout
TABLE 2: GUIDELINES FOR IG-
NORING RC WIRE DELAYS [Ref. 1:



















Figure 47: Bounds for the step response of the circuit in Figure 46. (a) L = 0, (b)












Figure 48: Bounds for the step response of the circuit in Figure 46. (a) L = 1mm,
(b) L = Icm [Ref. 20: Fig. 11.2.24J
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of varying lengths of polysilicon on the circuit of Figure 46 is shown in Figures 47
and 48. Table 2 shows guidelines for ignoring RC wire delays.
In this analysis, total wire length is the sum of all wires required to connect
every net from their pads to their connection points in the data-path, controller or
clocks. Thus, wires deep inside data-path may be considered in this measurement.
This is necessary because even though these wires are not produced by the pad
router, their lengths are definitely influenced by the modified pad placement and
routing package. For example, the wire from pad C.2 in Figure 41 must connect
to a point on the right edge of data-path. In MacPitts, this net is first routed
around the circuit body to the left edge of data-path. From here, a long polysilicon
wire is produced by the bus mechanism in data-path to make the final connection
to the terminal near the right edge of data-path. A similar situation occurs with
net RES. 3 in Figure 43. The pad is approximately 0.3mm from its terminal inside
data-path. MacPitts requires over 9mm, half of that in polysilicon, to complete the
connection.
As the values in Table 2 suggest, the layer used in routing is as important,
if not more so, than wire length. To assist with the analysis, total wire lengths in
polysilicon and metall were obtained.
The Monterey compiler outperformed MacPitts in all circuits, ranging from
a 6% improvement in TAXI, to a 43% improvement in MEMORY. Time delay
reductions were most pronounced in those circuits with connection points at the far
right of data-path. In routing these circuits (MEMORY, MULTIP4 and TESTl)
MacPitts produces an extremely long polysilicon wire that spans across the data-
path. In contrast, the Monterey silicon compiler accesses these points with a short
polysilicon wire on the right edge of data-path.
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3. Vias
Vias, or polysilicon to metal cuts are undesirable from the standpoint of cir-
cuit performance. The high capacitance associated with the metal to poly interface
should be avoided where possible. A discussion of the via reduction issues in the




This thesis has introduced a new and improved pad router for use by the Mon-
terey silicon compiler to replace the router provided by the MacPitts silicon com-
piler. The original MacPitts pad router suffered from a very inefficient pad place-
ment and routing algorithms, as well as limitations in the ways signals could be
routed to the data-path. The improved performance of the Monterey compiler is
the result of:
1. The ability to connect to data-path from either the left or right sides. MacPitts
was allows connections to data-path on the left side only.
2. The ability to place pads on 2, 3, or 4 sides. All circuits designed by MacPitts
place pads on three sides.
3. Minimize use of polysilicon and vias in the routing area. MacPitts requires
up to 6 vias per net compared to one via per net in the Monterey compiler.
The new router was tested with various circuits. Comparative analysis with
MacPitts' layouts showed that the Monterey router results in smaller and faster
layouts for all circuits. Area improvement ranged from 5% to 20%. Small circuits
tend to benefit most in area reduction. Large circuits show modest area improve-
ments, primarily due to the collapse of the outer power ring on sides without pads.
All Monterey routed designs performed faster than their MacPitts' counterparts.
The greatest improvement was in circuits requiring connections from pads to the
right side of the data-path. Since MacPitts access to the data-path from the left
side only, it uses a long polysilicon wire to reach from the terminal inside data-path
to the left edge of the circuit. This wire is not required by the Monterey compiler
because it can access the terminal through either the left or right sides.
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B. RECOMMENDATIONS
The Monterey silicon compiler provdes fertile ground for continued study and
development. The following recommendations should be considered for future thesis
research:
1. Significant speed improvements are possible in SCMOS technology by routing
the long polysilicon wires produced by data-path and by the river router,
between the data-path and the controller, with metall.
2. The fixed floor plan used by MacPitts wastes area. This can be seen by the
large empty spaces below the data-path, as well as the area to the right of the
controller. A study should be undertaken to examine different cell placement
strategies. A possible alternative is to allow the different cells (data-path,
controller, flags and pads) to float until an optimal configuration is found. A
channel router, in conjunction with a global router could be used to route the
cells.
3. An alternative pad router should be developed to create designs that fit the




This Appendix contains those functions in MacPitts that have a roli^ in p-u
phicement and routing. The first function, get-basic-buses-from-port-outpiit-
unit is found in the generaLl file. All other functions are in frame. 1.
;;;layout routines
(def get -bas i c -bus es-frora-port -output -unit









(declare (special gates top-part))
(def layout-object
(lambda (object)
(prog (definitions flags data-path control pins gates straps
conductivity power data-path-length control-length
flags-length top-width bottom-width data-path-layout
control-layout flags-layout river-layout wing-layout
skeleton-layout internal-layout pins-layout ring-layout
layout nets ring-width top-part bottom-part top-bank
bottom-bank river-width bottom-part-river-points
intended-right intended-top extended-right extended-top)
(setq definitions (object-definitions object))
(setq flags (object-flags object))
(setq data-path (object-data-path object))
(setq control (object-control object))
(setq pins (object-pins object))
(herald "Extruding gates")
(setq gates (extrude-gates control flags))
(statistic (concat "Control has " (length gates) " columns"))










(gate-before? gatel gate2 gates))
(lambda (gatel gate2)
(gate-after? gatel gate2 gates)))
gates))))
(setq gates (insert-nor-ground-lines gates))
(herald "Extruding straps")
(setq straps (extrude-straps gates))
(statistic








(lambda (x) (+ (car x) (cadr x))))
" transistors"))
(statistic
(concat "Control has "
(slash-alpha straps (function max)
(function strap-track-number))
" tracks"))




(setq power (conductivity-to-power-bus-width conductivity 11))






(max (data-path-required-length data-path definitions)
4))
(setq control-length (control-required-length gates))
(setq flags-length (max (flags-required-length flags power)
4))
(setq top-width (max (data-path-required-width
data-path power definitions)
(flags-required-width flags power)))
(setq bottom-width (control-required-width straps))
(herald "Laying out data-path")
(setq data-path-layout
(layout-data-path data-path power top-width
definitions)
)
(herald "Laying out control")
(setq control-layout
(layout-control gates straps power bottom-width))
(herald "Laying out flags")
(setq flags-layout (layout-flags flags power top-width))
(herald "Laying out river")
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(setq top-part
(merge (move data-path-layout (+ power 3) 0)
(move flags-layout
(+ power 3 data-path-length 3 power 3) 0)))
(setq bottom-part



















(+ power bottom-width power river-width (driver-width)
power top-width power 3 power))
(setq intended-right
(+ power 3




(river ' NP 2 (wing-span bottom-part) top-bank bottom-bank))







(herald "Laying out skeleton")
(setq skeleton-layout









(+ power bottom-width power river-width))
(move wing-layout (+ power bottom-width 4))
skeleton-layout)
)










(setq extended-right (extend-right pins intended-right))
(setq extended-top (extend-top pins intended-top))
(setq ring-width
(get -ring-width












(first-quadrant (merge internal-layout pins-layout
ring-layout) )
)
(statistic (concat "Dimensions are "
;;jh replaced minimum-feature-size with lainbda-spacing




" mm by "














(- (* 5 wing-number) 3)
(+ (point-x point) 1)
(- (* 5 wing-number) i))
(rect ' NP (- (point-x point) 1)
(+ (point-x point) 1)
(- (* 5 wing-number) 1))
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(mark (car (point-name point))







(declare (special nets right top power power-point ground-point)) (def
layout-nets
(lambda (nets right top power power-point ground-point)
(merge-list
(alpha (lambda (net)




(declare (unspecial nets right top power
power-point ground-point))
(def layout-net
(lambda (net nets right top power power-point ground-point)
(cond ( (is-point-top? (car (net-basic-net net)))








( (is-point-right? (car (net-basic-net net)))







( (is-point-bottom? (car (net-basic-net net)))









( (is-point-left? (car (net-basic-net net)))
(layout-left-net net nets right top








(declare (special nets right top track-number))
(def layout-top-net
(lambda (net nets right top skip power)
(let ((basic-net (net-basic-net net))
(track-number (net-track-number net)))
(let ((left-x
(cond ( (is-point-f irst? (basic-net-left-point
basic-net)) 2)
(t (point-x (basic-net-left-point basic-net)))))
(right-x















(< right-x (- skip (/up power 2) 3))
(> left-x (+ skip (/up power 2) 3)))
(rect 'NM left-x
(+ top (* 7 track-number) -4)
right-x
(+ top (* 7 track-number))))
(t (merge
(rect 'NM left-x
(+ top (* 7 track-number) -4)
(- skip (/up power 2) 3)
(+ top (* 7 track-number)))
(rect 'NM (+ skip (/up power 2) 3)
(+ top (* 7 track-number) -4)
right-x
(+ top (* 7 track-number)))
(rect ' NP (- skip (/up power 2) 7)
(+ top (* 7 track-number) -4)
(+ skip (/up power 2) 7)
(+ top (* 7 track-number)))
(move (poly-cut) (- skip (/up power 2) 7)
(+ top (* 7 track-number)))
(move (poly-cut) (+ skip (/up power 2) 3)
(+ top (* 7 track-number)))))))))))
(declare (unspecial nets right top track-number))
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(declare (special nets right top track-number))
(def layout-right-net
(lambda (net nets right top skip power)
(let ((basic-net (net-basic-net net))
(track-number (net-track-number net)))
(let ((top-y
(cond ((is-point-f irst? (basic-net-left-point
basic-net)) top)
(t (point-y (basic-net-left-point basic-net)))))
(bottom-y
(cond ( (is-point-last? (basic-net-right-point
basic-net)) 0)
(t (point-y (basic-net-right-point











(< top-y (- skip (/up power 2) 3))
(> bottom-y (+ skip (/up power 2) 3)))
(rect 'NM (+ right (* 7 track-number) -4)
bottom-y
(+ right (* 7 track-number))
top-y))
(t (merge
(rect 'NM (+ right ( 7 track-number) -4)
bottom-y
(+ right (* 7 track-number))
(- skip (/up power 2) 3))
(rect 'NM (+ right (* 7 track-number) -4)
(+ skip (/up power 2) 3)
(+ right (* 7 track-number))
top-y)
(rect 'NP (+ right (* 7 track-number) -4)
(- skip (/up power 2) 7)
(+ right (* 7 track-number))
(+ skip (/up power 2) 7))
(move (poly-cut) (+ right ( 7 track-number))
(- skip (/up power 2) 7))
(move (poly-cut) (+ right ( 7 track-number))
(+ skip (/up power 2) 3))))))))))
(declare (unspecial nets right top track-number))
(declare (special nets right top track-number))
(def layout-bottom-net
(lambda (net nets right top skip power)
(let ((basic-net (net-basic-net net))
10'
(track-number (net -track-number net)))
(let ((right-x




(t (point-x (basic-net-left-point basic-net)))))
(left-x
(cond ( (is-point-last? (basic-net-right-point
basic-net)) 2)
(t (point-x (basic-net-right-point












(< right-x (- skip (/up power 2) 3))
(> left-x (+ skip (/up power 2) 3)))
(rect 'NM left-x
(- (* 7 track-number))
right-x
(- 4 (* 7 track-number))))
(t (merge
(rect 'NM left-x
(- (* 7 track-number))
(- skip (/up power 2) 3)
(- 4 (* 7 track-number)))
(rect ' NM (+ skip (/up power 2) 3)
(- (* 7 track-number))
right-x
(- 4 (* 7 track-number)))
(rect 'NP (- skip (/up power 2) 7)
(- (* 7 track-number))
(+ skip (/up power 2) 7)
(- 4 (* 7 track-number)))
(move (poly-cut) (- skip (/up power 2) 7)
(- 4 (* 7 track-number)))
(move (poly-cut) (+ skip (/up power 2) 3)
(- 4 (* 7 track-number)))))))))))
(declare (unspecial nets right top track-number))
(declare (special nets right top track-number))
(def layout-left-net
(lambda (net nets right top skip power)
(let ((basic-net (net-basic-net net))
(track-number (net-track-number net)))
(let ((bottom-y
(cond ( (is-point-f irst? (basic-net-left-point
basic-net) ) 0)
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(< top-y (- skip (/up power 2) 3))
(> bottom-y (+ skip (/up power 2) 3)))
(rect 'NM (- (* 7 track-number))
bottom-y
(- 4 (* 7 track-number))
top-y))
(t (merge
(rect 'NM (- (* 7 track-number))
bottom-y
(- 4 (* 7 track-number))
(- skip (/up power 2) 3))
(rect 'NM (- (* 7 track-number))
(+ skip (/up power 2) 3)
(- 4 (* 7 track-number))
top-y)
(rect 'NP (- (* 7 track-number))
(- skip (/up power 2) 7)
(- 4 (* 7 track-number))
(+ skip (/up power 2) 7))
(move (poly-cut) (- 4 (* 7 track-number))
(- skip (/up power 2) 7))
(move (poly-cut) (-4 (* 7 track-number))
(+ skip (/up power 2) 3))))))))))
(declare (unspecial nets right top track-number))
(def layout-top-point
(lambda (point nets right top track-number)
(cond
( (is-point-f irst? point)
(merge
(move (poly-cut) (- (* 7
(last -point -track -number
(point-name point) 'left nets)))
(+ top (* 7 track-number)))
(move (poly-cut)
(+ top (* 7 track-number)))




(+ top -4 ( 7 track-number))
(+ top (* 7 track-number)))))
( (is-point-last? point)
(merge




(+ top (* 7 track-number)))
(move (poly-cut) (- right 4)
(+ top (* 7 track-number)))
(rect 'NP right
(+ top -4 (* 7 track-number))
(+ right -4
(* 7 (first-point-track-number
(point-name point) 'right nets)))
(+ top (* 7 track-number)))))
(t (merge
(move (poly-cut) (- (point-x point) 2)
(+ top (* 7 track-number)))
(rect ' NP (1- (point-x point))
(min (+ top ( 7 track-number)) (point-y point))
(1+ (point-x point))
(max (+ top (* 7 track-number))
(point-y point))))))))
(def layout-right-point
(lambda (point nets right top track-number)
(cond
( (is-point-f irst? point)
(rect 'NM (+ right (* 7 track-number) -4)
top
(+ right (* 7 track-number))
(+ top (* 7 (last-point-track-number
(point-najne point) 'top nets)))))
((is-point-last? point)
(rect 'NM (+ right (* 7 track-number) -4)
(- (* 7 (first-point-track-number
(point-name point) 'bottom nets)))
(+ right (* 7 track-number))
0))
(t (merge
(move (poly-cut) (+ right -4 (* 7 track-number))
(+ (point-y point) 2))
(rect ' NP (min (+ right -4 (* 7 track-number))
(point-x point))
(1- (point-y point))




(lambda (point nets right top track-number)
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(cond
( (is-point-f irst? point)
(merge
(move (poly-cut) (+ right -4
(* 7 (last-point-track-number
(point-najne point) 'right nets)))
(- 4 (* 7 track-number)))
(move (poly-cut) (- right 4)
(- 4 (* 7 track-number)))
(rect 'NP (- right 4)
(- (* 7 track-number))
(+ right (* 7 (last-point-track-number
(point-name point) 'right nets)))
(- 4 (* 7 track-number)))))
( (is-point-last? point)
(merge
(move (poly-cut) (- (* 7 (first-point-track-number
(point-najne point) 'left nets)))
(- 4 (* 7 track-number)))
(move (poly-cut)
(- 4 (* 7 track-number)))
(rect 'NP (- (* 7 (first-point-track-number
(point-name point) 'left nets)))
(- ( 7 track-number))
(- 4 (* 7 track-number)))))
(t (merge
(move (poly-cut) (- (point-x point) 2)
(- 4 (* 7 track-number)))
(rect ' NP (1- (point-x point))
(min (point-y point) (- 4 (* 7 track-number)))
(1+ (point-x point))
(max (point-y point)
(- 4 (* 7 track-number)))))))))
(def layout-left-point
(lambda (point nets right top track-number)
(cond
( (is-point-f irst? point)
(rect 'NM (- (* 7 track-number))
(- (* 7 (last-point-track-number (point-name point)
'bottom nets)))
(- 4 ( 7 track-number))
0))
((is-point-last? point)
(rect 'NM (- (* 7 track-number))
top
(- 4 (* 7 track-number))
(+ top (* 7 (first-point-track-number
(point-naone point) 'top nets)))))
(t (merge
(move (poly-cut) (- (* 7 track-number))
(+ (point-y point) 2))
(rect ' NP (min (- (* 7 track-number)) (point-x point))
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(1- (point-y point))
(max (- (* 7 track-number)) (point-x point))
(1+ (point-y point))))))))
(declare (special net-name side))
(def first-point-track-number





(and (member? side (point-attributes
(basic-net-left-point (net-basic-net net))))




(declare (unspecial net-najne side))
(declare (special net-name side))
(def last-point-track-number














(declare (unspecial net-name side))
(def get-ring-width
(lambda (item right top)
(make-ring-width
(* 7 (net-track-number














































(let ((net-name (point-name (car net))))
(cond ((null net) ())
( (is-point-top? (car net))
(extract-top-subnet (list (car net)) ()
(cdr net) net-name))
( (is-point-right? (car net))
(extract-right-subnet (list (car net)) ()
(cdr net) net-name))
( (is-point-bottom? (car net))
(extract-bottom-subnet (list (car net)) ()
(cdr net) net-najne))
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( (is-point-left? (car net))
(extract-left-subnet (list (car net)) ()
(cdr net) net-name))))))
(def extract-top-subnet
(lambda (subnet subnets net net-najne)
(cond ((null net) (cons subnet subnets))
( (is-point-top? (car net))
(extract -top- subnet
(appendl subnet (car net)) subnets (cdr net) net-name))
( (is-point-right? (car net))
(extract -right -subnet










( (is-point-bottom? (car net))
(extract -bottom- subnet




(make-point net-najne () () ()
' (top last ring) )
)
(list (make-point net-najne () () ()
'(right first ring))






( (is-point-left? (car net))
(extract -left -subnet
(list (make-point net-name () () ()
' (left first ring)))
(append
(list (appendl subnet
(make-point net-name () () ()
' (top last ring) )
(list (make-point net-name () () ()
'(right first ring))
(make-point net-name () () ()
'(right last ring)))
(list (make-point net-neone () () ()
'(bottom first ring))







(lambda (subnet subnets net net-name)
(cond ((null net) (cons subnet subnets))
( (is-point-top? (car net))
(extract -top- subnet
(list (make-point net-name () () () '(top first ring)))
(append
(list (appendl subnet
(make-point net-name () () ()
'(right last ring)))
(list (make-point net-name () () ()
'(bottom first ring))
(make-point net-naune () () ()
'(bottom last ring)))
(list (make-point net-najne () () ()
' (left first ring))
(make-point net-name () () ()







(appendl subnet (car net)) subnets (cdr net) net-name))
( (is-point-bottom? (car net))
(extract -bottom- subnet









( (is-point-left? (car net))
(extract -left -subnet
(list (make-point net-name () () ()
' (left first ring)))
(append
(list (appendl subnet
(make-point net-name () () ()
'(right last ring)))
(list (make-point net-najiie () () ()
'(bottom first ring))








(lambda (subnet subnets net net-name)
(cond ((null net) (cons subnet subnets))
((is-point-top? (car net))
(extract -top- subnet
(list (make-point net-name () () () '(top first ring)))
(append
(list
(appendl subnet (make-point net-name () () ()
'(bottom last ring)))
(list (make-point net-naime () () ()
' (left first ring))
(make-point net-najne () () ()





( (is-point-right? (car net))
(extract -right -subnet




(appendl subnet (make-point net-name () () ()
'(bottom last ring)))
(list (make-point net-najne () () ()
'(left first ring))
(make-point net-najne () () ()
' (left last ring)))
(list (make-point net-name () () ()
' (top first ring)
)







(appendl subnet (car net)) subnets (cdr net) net-name)) i
( (is-point-left? (car net))
(extract-left-subnet *
J
(list (make-point net-natme () () ()








net-name) ) ) )
)
(def extract-left-subnet
(lambda (subnet subnets net net-najne)




(list (make-point net-name () () () '(top first ring)))
(append
(list (appendl subnet
(make-point net-name () () ()




( (is-point-right? (car net))
(extract -right -subnet




(make-point net-name () () ()
' (left last ring)))
(list (make-point net-name () () ()
' (top first ring)
)






( (is-point-bottom? (car net))
(extract -bottom- subnet




(make-point net-name () () ()
' (left last ring)))
(list (make-point net-naine () () ()
'(top first ring))
(make-point net-name () () ()
' (top last ring) )
(list (make-point net-najiie () () ()
'(right first ring))







(appendl subnet (car net))






(such-that (find-all item name)
(lambda (point)
(member? 'ring (point-attributes point)))))











(declare (special right top))
(def rotate-basic-nets
(lambda (basic-nets right top)
(alpha (lambda (basic-net)
(rotate basic-net
(rotation-amount basic-net right top)))
basic-nets) )
)
(declare (unspecial right top))
(def rotation-amount
(lambda (basic-net right top)
(cond ((or (null basic-net) (= (length basic-net) 1)) 0)
(t (rotation-count
(rotation-amountl basic-net
(car (last basic-net)) right top))))))
(def rotation-amountl






((= (length basic-net) 1) head)
(t (let ((tail (rotation-amountl (cdr basic-net)
(car basic-net) right top)))
(cond ((> (rotation-distance tail)
(rotation-distance head))










(def basic-net -point -further- left?
(lambda (pointl point2)
(cond ( (is-point-f irst? pointl) (not (is-point-f irst? point2)))
( (is-point-last? pointl) ())
( (is-point-f irst? point2) ())
((is-point-last? point2) t)
( (is-point-top? pointl)
(< (point-x pointl) (point-x point2)))
( (is-point-right? pointl)
(> (point-y pointl) (point-y point2)))
( (is-point-bottom? pointl)
(> (point-x pointl) (point-x point2)))
( (is-point-left? pointl)
(< (point-y pointl) (point-y point2))))))
(def basic-net-overlap?
(lambda (basic-net left-point)
(let ((right-point (basic-net-right-point basic-net)))
(cond ( (is-point-f irst? right-point)
(is-point-f irst? left-point))
((is-point-last? right-point) t)
( (is-point-f irst? left-point) t)
((is-point-last? left-point) ())
((is-point-top? right-point)
(> (point-x right-point) (- (point-x left-point) 7)))
((is-point-right? right-point)
(< (point-y right-point) (+ (point-y left-point) 7)))
((is-point-bottom? right-point)
(< (point-x right-point) (+ (point-x left-point) 7)))
((is-point-left? right-point)
(> (point-y right-point)
(- (point-y left-point) 7)))))))
(def basic-net-distance
(lambda (pointl point2 right top)









((< xl x2) (- x2 xl))
(t (- (+ right right top top) (- xl x2)))))
((is-point-right? point2) (+ (- right xl) (- top y2)))
((is-point-bottom? point2)
(+ (- right xl) top (- right x2)))
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((is-point-left? point2) (+ (- right xl) top right y2))))
( (is-point-right? pointl)
(cond ((is-point-top? point2) (+ yl right top x2))
((is-point-right? point2)
(cond
((> yl y2) (- yl y2))
(t (- (+ right right top top) (- y2 yl)))))
((is-point-bottom? point2) (+ yl (- right x2)))
((is-point-leffr" point2) (+ yl right y2))))
((is-point-bottom? pointl)
(cond
((is-point-top? point2) (+ xl top x2))
((is-point-right? point2) (+ xl top right (- top y2)))
((is-point-bottom? point2)
(cond
((> xl x2) (- xl x2))
(t (- (+ right right top top) (- x2 xl)))))
((is-point-left? point2) (+ xl yl))))
((is-point-left? pointl)
(cond
((is-point-top? point2) (+ (- top yl) x2))
((is-point-right? point2)
(+ (- top yl) right (- top y2)))
((is-point-bottom? point2)
(+ (- top yl) right top (- right x2)))
((is-point-left? point2)
(cond
((< yl y2) (- y2 yl))










(cond ((is-point-top? point) (point-x point))
((is-point-right? point) (point-y point))
((is-point-bottom? point) (point-x point))
((is-point-left? point) (point-y point)))))
(def is-point-inside?
(lambda (point)
(member? 'inside (point-attributes point))))
(def is-point-outside?
(lambda (point)




(member? 'top (point-attributes point))))
(def is-point-bottom?
(lambda (point)
(member? 'bottom (point-attributes point))))
(def is-point-left?
(lambda (point)
(member? 'left (point-attributes point))))
(def is-point-right?
(lambda (point)
(member? 'right (point-attributes point))))
(def is-point-f irst?
(lambda (point)
(member? 'first (point-attributes point))))
(def is-point-last?
(lambda (point)









(lambda (pin) (pad-conductivity (pin-pad pin))))))
(defsymbol layout-pins







(pins-dimensions pins pins-power ring-width
intended-right intended-top)))




(let ((pins-layout (place-pins pins dimensions pins-power)))
(let ((power-point (find pins-layout '(power)))
(ground-point (find pins-layout '(ground))))
(merge (cond ((member? 'logo option-list)
(move (first-quadrant
(title logo 'NM 'nonie.r. 10))
(+ left pins-power 3)




(layout-power-ring pins-power power dimensions
intended-right intended-top
power-point ground-point)




(lambda (pins-power power dimensions intended-right intended-top
power-point ground-point)




















(cond ( (is-point-top? power-point)
(warning "Power pin can not be on top
side of circuit")




























(lambda (pins-power power dimensions intended-right intended-top
power-point ground-point)
(let (.(offset (+ pins-power (pad-class-basic-height))))
(let ((top (- (dimensions-top dimensions) offset))
(right (- (dimensions-right dimensions) offset))
(bottom (+ (dimensions-bottom dimensions) offset))
(left (+ (dimensions-left dimensions) offset)))
(merge
(cond ( (is-point-top? ground-point)
(rect 'NM (- (point-x ground-point) (/up power 2))
intended-top
(+ (point-x ground-point) (/up power 2))
(point-y ground-point)))
( (is-point-right? ground-point)
(warning "Ground pin must be on top side of circuit")
(rect ' NM intended-right
(- (point-y ground-point) (/up power 2))
(point-x ground-point)
(+ (point-y ground-point) (/up power 2))))
( (is-point-bottom? ground-point)
(rect 'NM (- (point-x ground-point) (/up power 2))
(point-y ground-point)
(+ (point-x ground-point) (/up power 2))
0))
((is-point-left? ground-point)
(rect 'NM (point-x ground-point)
(- (point-y ground-point) (/up power 2))


























































































































(t (* (pad-class-width) number-pins-per-side))))))
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(def pins-dimensions
(lambda (pins pins-power ring-width intended-right intended-top)
(let ( (maximum-number-pins-horizontally ^^L















(+ intended-top (ring-width-top ring-width)
(side-extension 'top pins number-pins-per-side
pins-power)
)
(+ intended-right (ring-width-right ring-width)
(side-extension 'right pins number-pins-per-side
pins-power)
(- (ring-width-bottom ring-width)
(side-extension 'bottom pins number-pins-per-side
pins-power)
(- (ring-width-left ring-width)






(+ (* (pad-class-width) number-pins-per-side)
(ring-width-top ring-width)
(side-extension 'top pins number-pins-per-side
pins-power)
(+ intended-right (ring-width-right ring-width)
(side-extension 'right pins number-pins-per-side
pins-power)
(- (ring-width-bottom ring-width)
(side-extension 'bottom pins number-pins-per-side
pins-power)
(- (ring-width-left ring-width)





(+ intended-top (ring-width-top ring-width)
(side-extension 'top pins number-pins-per-side
pins-power)
)
(+ (* (pad-class-width) number-pins-per-side)
(ring-width-right ring-width)





(side-extension 'bottom pins number-pins-per-side
pins-power)
(- (ring-width-left ring-width)






(+ (* (pad-class-width) number-pins-per-side)
(ring-width-top ring-width)
(side-extension 'top pins number-pins-per-side
pins-power)
(+ (* (pad-class-width) number-pins-per-side)
(ring-width-right ring-width)

















(declare (special side number-pins-per-side power))
(def side-extension







(<= (pin-pin-number pin) number-pins-per-side))
((eq side 'right)








(* 3 number-pins-per-side) ) )
)
((eq side 'left) (> (pin-pin-number pin)
(* 3 number-pins-per-side))))))
(+ power (pad-class-basic-height) power 3)
(function max)
(lambda (pin) (pin-height pin power)))))
(declare (unspecial side number-pins-per-side power))
(def place-pins
(lambda (pins dimensions power)
(cond ((null pins) (null-item))
(t (merge (place-pin (car pins) dimensions power)
(place-pins (cdr pins) dimensions power))))))
(def place-pin









(cond ((<= pin-number number-pins-per-side)
(move (mirrorx (layout-pad (pin-pad pin) power 'top))
(* (pad-class-width) (1- pin-number))
top))
((<= pin-number (* 2 number-pins-per-side))
(move (rotccw (layout-pad (pin-pad pin) power 'right))
right
(* (pad-class-width)
(- (* 2 number-pins-per-side) pin-number))))
((<= pin-number (* 3 number-pins-per-side))
(move (layout-pad (pin-pad pin) power 'bottom)
(* (pad-class-width)




((<= pin-number (* 4 number-pins-per-side))





(* 3 number-pins-per-side) 1))))))))
(def /up
(lambda (x y)
(cond ((equal x (times y (fix (quotient x y))))
(fix (quotient x y)))
(t (1+ (fix (quotient x y)))))))





; 16 Apr 87 J Harmon made pad20b the default pad file for all
;; minimum feature sizes except 250 centimicrons
.
(lambda ()
(cond ((= (minimum-feature-size) 250) 'rinout)
(t 'pad20b))))
(def pad- cl as s -def ault -power-bus -width
(lambda ()
(cond ((eq (pad-class) 'rinout) 16)
.
((eq (pad-class) 'pad20b) 8))))
(def pad-class-basic-height
(lambda ()
(cond ((eq (pad-class) 'rinout) 82)
((eq (pad-class) 'pad20b) 112))))
(def pad-class-width
(lambda ()
(cond ((eq (pad-class) 'rinout) 100)
((eq (pad-class) 'pad20b) 128))))
(def pad-conductivity
(lambda (pad)
(cond ((eq (pad-class) 'rinout)
(cond ((is-pad-blank? pad) 0.0)








( (is-pad-ground? pad) 0.0)














































































(cond ((eq (pad-class) 'rinout)
(cond ( (is-pad-blank? pad) '









( (is-pad-phia? pad) '
( (is-pad-phib? pad) '
( (is-pad-phic? pad) '
((eq (pad-class) 'pad20b)






























((is-pad-i/o4? pad) '(14 8))
((is-pad-i/o8? pad) '(14 8))
((is-pad-power? pad) '(0 0))
((is-pad-ground? pad) '(0 0))
((is-pad-phia? pad) '(4 3))
((is-pad-phib? pad) '(4 3))
((is-pad-phic? pad) '(4 3)))))))
(def layout-pad




( (is-pad-blank? pad) (null-item))
( (is-pad- input? pad)
(layout -rinout -input -pad
power ( input -pad-najne pad) (input-pad-in-wire pad) side))
( (is-pad-output4? pad)
( layout -rinout -output 4-pad
power (output4-pad-najne pad) (output4-pad-out-wire pad) side))
( (is-pad-output8? pad)
( layout -rinout -output 8-pad
power (output8-pad-name pad) (output8-pad-out-wire pad) side))
( (is-pad-tri-state4? pad)
























(layout-rinout-phia-pad power (make-phia-wire) side))
((is-pad-phib? pad)
(layout-rinout-phib-pad power (make-phib-wire) side))
((is-pad-phic? pad)






( layout -pad20b- input -pad







power (output8-pad-name pad) (outputS-pad-out-wire pad) side))
( (is-pad-tri-state4? pad)

























(layout-pad20b-phia-pad power (make-phia-wire) side))
( (is-pad-phib? pad)
(layout-pad20b-phib-pad power (make-phib-wire) side))
( (is-pad-phic? pad)




This Appendix contains all the new functions, as well as. altered MacPitrs t'uiu'-
tions that play a role in the new pad router and pad placement process. Counuinr^
are identified by a leading semicolon and capital letters. They pertain to the code
immediately after the comment.
FUNCTION RESPONSIBLE FOR ASSIGNING DATA-PATH TERMINALS
TO CONNECT TO PADS THROUGH EITHER THE LEFT OR RIGHT
SIDES. THE ORIGINAL FUNCTION LACKED THE CONDITIONAL
STATEMENT. ALL POINTS WERE SENT THROUGH THE LEFT SIDE
BY MAKE-LEFT-TIP
(def ge t -bas i c -buses-from-port- output -unit











TOP LEVEL OF LAYOUT ROUTINES
(declare (special gates top-part))
(def layout-object
(lambda (object)
(prog (definitions flags data-path control pins gates straps
conductivity power data-path-length control-length
flags-length' top-width bottom-width data-path-layout
control-layout flags-layout river-layout wing-layout
skeleton-layout internal-layout pins-layout ring-layout
layout nets ring-width top-part bottom-part top-bank
bottom-bank river-width bottom-part-river-points
intended-right intended-top extended-right extended-top)
(setq definitions (object-definitions object))
(setq flags (object-flags object))
(setq data-path (object-data-path object))
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(setq control (object-control object))
(setq pins (object-pins object))
(herald "Extruding gates")
(setq gates (extrude-gates control flags))
(statistic (concat "Control has " (length gates) " columns"))









(gate-before? gatel gate2 gates))
(flajnbda (gatel gate2)
(gate-after? gatel gate2 gates)))
gates))))
(setq gates (insert-nor-ground-lines gates))
(herald "Extruding straps")
(setq straps (extrude-straps gates))
(statistic








(flambda (x) (+ (car x) (cadr x))))
" transistors"))
(statistic
(concat "Control has "
(slash-alpha straps (function max)
(function strap-track-number))
" tracks"))




(setq power (conductivity-to-power-bus-width conductivity 11))






(max (data-path-required-length data-path definitions)
4))
(setq control-length (control-required-length gates))
(setq flags-length (max (flags-required-length flags power)
4))
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(setq top-width (max (data-path-required-width
data-path power definitions)
(flags-required-width flags power)))
(setq bottom-width (control-required-width straps))




(herald "Laying out control")
(setq control-layout (layout-control gates straps
power bottom-width))
(herald "Laying out flags")
(setq flags-layout (layout-flags flags power top-width))
(herald "Laying out river")
(setq top-part
(merge (move data-path-layout (+ power 3) 0)
(move flags-layout (+ power 3 data-path-length
3 power 3) 0)))
(setq bottom-part



















(+ power bottom-width power river-width (driver-width)
power top-width power 3 power))
(setq intended-right





(river 'NP 2 (wing-span bottom-part) top-bank bottom-bank))
(herald "Laying out wing")
(setq wing-layout




(herald "Laying out skeleton")
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(setq skeleton-layout















(+ power bottom-width 4))
skeleton-layout)
)










IF NOT SUFFICIENT SPACE TO ACCOMMODATE NUMBER OF PADS;
SPECIFIED BY NUMBER-PADS-PER-SIDE, EXTEND HORIZONTAL
DIMENSION UNTIL THEY FIT.
(setq extended-right (extend-right pins intended-right
intended-top)
)
IF NOT SUFFICIENT SPACE TO ACCOMMODATE NUMBER OF PADS;
SPECIFIED BY NUMBER-PADS-PER-SIDE, EXTEND VERTICAL
DIMENSION UNTIL THEY FIT.
(setq extended-top (extend-top pins intended-top extended-
right))
; CALCULATES CHANNEL WIDTHS FOR EACH OF THE FOUR SEGMENTS
; OF THE PAD ROUTER ROUTING REGIONS
(setq ring-width
(get-ring-width (merge internal-layout pins-layout)
extended-right extended-top))
; SECOND PASS THRU LAYOUT-PINS DIFFERS FROM FIRST IN THAT
























(list (prep-pad-bank pins-layout 'left))))












(list (prep-pad-bank pins-layout 'right))))








(first-quadrant (merge internal-layout pins-layout
ring-layout) )
)
(statistic (concat "Dimensions are "
;;jh replaced minimum-feature-size with lambda-spacing,




" mm by "






(declare (unspecial gates top-part))
; TOP LEVEL OF PAD LAYOUT ROUTINES
(defsymbol layout-pins (pins top-part bottom-part power
intended-right intended-top
ring-width logo)
(let ((extended-right (extend-right pins intended-right
intended-top) )
)
(let ((extended-top (extend-top pins intended-top
extended-right) )
)





; DEVELOPS LIST THAT SPECIFY PAD LOCATION,





; CALCULATES OUTER CHIP COORDINATES FOR ALL FOUR SIDES.
; RESULTS IN A FOUR NUMBER LIST,










; PRODUCES RING OF PADS.
(let ((pins-layout (place-pins (cadr pin-net) dimensions
pins-power) )
)
(let ((power-point (find pins-layout '(power)))
(ground-point (find pins-layout '(ground))))
(merge (cond ((member? 'logo option-list)
(move (first-quadrant
(title logo NM 'nonie.r. 10))
(+ left pins-power 3)
(+ bottom pins-power 3)))
(t (null-item)))
pins-layout
; PRODUCES POWER SUPPLY RAIL FOR PADS.
(layout-power-ring pins-power power dimensions
extended-right extended-top
power-point ground-point)
; PRODUCES GROUND SUPPLY RAIL FOR PADS.





IF PADS DO NOT FIT AROUND CURRENT CIRCUIT DIMENSIONS,
AND INTENDED-RIGHT > EXTENDED-TOP, INCREASE EXTEND-TOP
UNTIL ALL PADS FIT.
(def extend-right
(lambda (pins intended-right intended-top)
(cond









((< intended-right intended-top) intended-right)
(t (* (fix (/ (1+ (- (length pins)
(* 2 (fix (/ intended-top




IF PADS DO NOT FIT AROUND CURRENT CIRCUIT DIMENSIONS, AND
INTENDED-TOP > EXTENDED-RIGHT, INCREASE EXTENDED-TOP
UNTIL ALL PADS FIT.
(def extend-top
(lambda (pins intended-top extended-right)
(cond








((<= intended-top extended-right) intended-top)
(t (* (fix (/ (1+ (- (length pins)
(* 2 (fix (/ extended-right
(pad-class-width) ) ) ) )
2))
(pad-class-width) )))))))
EXTRACTION OF DATA FOR PAD PLACEMENT
RESULTS IN A LIST CONSISTING OF TWO LISTS. THE FIRST
LIST INCLUDES ALL NET POINTS THAT ARE ON THE LEFT SIDE OF
THE INTERNAL CIRCUIT AND CONNECT TO PADS. THE SECOND
LIST CONTAINS ALL SUCH POINTS ON THE RIGHT SIDE. POINTS





(append (list (append (excise-port-drive
(extract-names wing-layout) ()
)
(sort-by-y (get-nets top-part '(left))
())))
(list (sort-by-y (get-nets top-part '(right)) ())))))
; TAKES A LIST OF POINTS AND RETURNS THE SAME LIST SORTED





(t (sort-by-yl (car list) (cdr list) list sorted-list)))))
(def sort-by-yl
(lambda (thing 1 list sorted-list)
(cond
((null 1) (sort-by-y (excise thing list)
(append sorted-list (caar thing))))
((> (point-y (car thing)) (point-y (caar 1)))
(sort-by-yl (car 1) (cdr 1) list sorted-list))
(t (sort-by-yl thing (cdr 1) list sorted-list)))))
REMOVES POINTS WITH THE NAME PORT-DRIVE FROM A LIST OF






((equal (caaar list) 'port-drive)
(excise-port-drive (cdr list) new-list))
(t (excise-port-drive (cdr list) (append new-list
(car list)))))))
MAKES A LIST OF THE POINT NAMES OF ALL POINTS IN A LIST
WITH THE ATTRIBUTE 'RING'. THIS ATTRIBUTE IDENTIFIES




(setify (alpha (function point-name)
(find-attributes item '(ring)))))))
; GIVEN A LIST OF NET NAMES, IT EXTRACTS EVERY OCCURRENCE
; OF THOSE POINTS FROM A LIST OF POINTS.
(def get-nets
(lambda (list side)
(get-netsl list (get-najmes list side) ())))
(def get-netsl









EXTRACTS NAMES OF POINTS HAVING A SPECIFIED ATTRIBUTE.





(setify (alpha (function point-name)
(find-attributes (get-ring-net item) side)))))
; EXTRACTS EVERY POINT WITH THE ATTRIBUTE 'RING' FROM







(lambda (item name-list internal-connections)
(cond
((null name-list) (append






(find-all item (car name-list))))))))
; PIN PLACEMENT
USING THE INFORMATION PROVIDED BY EXTRACT-INTERNAL-NETS,
ARRANGE-PINS CONSTRUCTS A LIST THAT SPECIFIES PAD
LOCATIONS. IT FIRST TRIES TO MINIMIZE CHIP AREA BY
PLACING PADS IN THE LEAST NUMBER OF SIDES. THEN, IT
COMBINES THE LIST OF POINTS FROM EXTRACT-INTERNAL-NETS
WITH THE CLOCK, POWER AND GROUND-PADS,
(def arrange-pins
(lambda (pins sorted-pins extended-top extended-right)




((>= (* extended-right 2)









(- (length left) (length right)))))))
(t
(cond
((>= (+ extended-top extended-top extended-right)











((>= (* 2 (+ extended-top extended-right))

















MERGES LISTS PERTAINING TO THE SAME SIDE. FOR EXAMPLE:
(((...1) (...2) TOP) ((...3) (...4) TOP)) WOULD RESULT IN
((...1) (...2) (...3) (...4) TOP). THE FUNCTION FINDS
WHICH LISTS TO MERGE BASED ON THE NUMBER OF SIDES SLATED
FOR PAD PLACEMENT. WITH THIS INFORMATION, THE FUNCTION
KNOWS WHERE IN THE NET LIST THE INDIVIDUAL LIST SEGMENTS
ARE LOCATED. (LENGTH (CADR NETS)) RETURNS THE NUMBER OF
PAD LISTS IN THE LIST. SINCE THE LIST IS OF FORM:
(NIL NIL NIL NIL NIL NIL NIL (.. TOP) (.. RIGHT)... ),













((= (length (cadr nets)) 13) ;7=NIL 6 ACTUAL PIN. LISTS
(merge-top-and-bottom-lists nets)
)




; MERGES LISTS IN A LIST WITH THE SAME 'SIDE' ATTRIBUTE,
(def merge-side-lists
(lambda (item side)
(append (list (car item))
(list (append (find-net (cadr item) side)
(delete-net-lists (cadr item) side ()))))))
; USED WHEN PADS ARE PLACED ON THE TOP AND BOTTOM ONLY,
(def merge-top-and-bottom-lists
(lambda (item)
(append (list (car item))
(list (append (find-net (cadr item) 'top)
(find-net (cadr item) 'bottom)
(delete-net-lists
(delete-net-lists (cadr item) 'top ())
'bottom ()))))))
WHEN ONLY THREE SIDES ARE USED TO PLACE PADS, THIS





((null (cddr (find-net (cadr item) 'top)))
(merge-side-lists item 'top))
(t (merge-side-lists item 'bottom)))))
GIVEN A LIST AND A PARAMETER, IT RETURNS 'T' IF THE
PARAMETER EXISTS IN THE LIST, NIL OTHERWISE. USED
BY MERGE-TOP-OR-BOTTOM-LISTS TO DETERMINE IF THE







(equal side (car (reverse element))))))))
(def find-netl
(lambda (item)
(list (append (cdr (reverse (car item)))
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(cadr item)))))
; DELETES THE SECOND LIST APPEARING WITH THE 'SIDE'
; ATTRIBUTE,
(def delete-net-lists





((equal side (car (reverse (car item))))






USED WHEN ALL PINS CAN FIT ON TOP AND BOTTOM SIDES
ONLY. CLOCK PADS ARE DISTRIBUTED AMONG THE LEFT AND
RIGHT LISTS IN AN EFFORT TO EQUALIZE THE NUMBER OF
PADS IN THOSE LISTS. THE PARAMETER TIMES, THE
THE NUMBER OF ELEMENTS BETWEEN THE
AND RIGHT LISTS, DETERMINES THE ACTUAL
POWER IS ALWAYS APPENDED TO THE LEFT LIST
ALWAYS APPENDED TO THE RIGHT LIST. THE









FIT, THE EXCESS IS PLACED ON THE LEFT CORNER OF THE TOP
SIDE. PADS THAT CONNECT TO THE RIGHT SIDE ARE PLACED
ALONG THE TOP. AGAIN, IF THEY DON'T
PLACED ALONG THE RIGHT CORNER OF THE
(def make-top-and-bottom-pin-lists





(append (list (number-pins (append left '((power)))
'bottom 'left 1))






((= (length phi-list) 2)


























(< (* (length left) (pad-class-width)) extended-right)
(< (* (length right) (pad-class-width)) extended-right))














(if (= times 1)
(- times 2))))))
(t
(append (list (number-pins (append left '((power)))
'bottom 'left 1))
(list (number-pins








((and (< ( (length left) (pad-class-width))
extended-right)
(< (* (length right) (pad-class-width))
extended-right)
)









(make-top-and-bottom-pin-lists (append (list (car right))
left)
(cdr right)








WHEN PAD PLACEMENT IS TO OCCUR ON THREE OR FOUR SIDES,
IF THE PAD LIST FITS ON THE LEFT SIDE, ORDER-SIDE IS
CALLED TO PLACE ALL PADS ON THE LEFT SIDE. OTHERWISE,
PADS ARE PLACED ALONG THE BOTTOM UNTIL A COUNTER REACHES
A VALUE EQUAL TO HALF THE EXCESS OF PADS. NEXT
ORDER-SIDE IS CALLED TO PLACE PADS UNTIL THE LEFT SIDE IS
FILLED. ANY REMAINING PADS ARE PLACED ALONG THE TOP.
(def order-left
(lambda (list flag)




(fix (/ (- (length list) topsize) 2))
'left))
(t
(order-side list 1 () () 'left))))))
; SEE COMMENTS FOR ORDER-LEFT
(def order-right
(lambda (list flag)




(fix (/ (- (length list) topsize) 2))
'right))
(t
(order-side list 1 () () 'right))))))
PLACES PADS ON EITHER THE RIGHT OR LEFT SIDES UNTIL
THE COUNTER INSTANCE ADVANCES TO TOP-SIZE. TOP-SIZE












(append (list (append (list outl) '(left)))
out)
()))




















(reverse (order-side (cdr side-list)
(1+ instance)
out
(append outl (list (car side-list)))
flag))))))
; PLACES PADS ALONG THE BOTTOM SIDE UNTIL THE COUNTER
; INSTANCE = TIMES,
(def order-bottom












(append out (list (car side-list)))
flag)))))
; PLACES PADS ALONG THE TOP UNTIL THE PAD LIST IS
; EXHAUSTED,
(def order-top




((eq 'left (car (reverse (car out))))




(append (list (cons outl '(top))) out))))
(t
(cond
((eq 'left (car (reverse (car out))))
(order-top (cdr side-list)
out




(append (list (car side-list)) outl))))))))
PINS IS A LIST CONTAINING FULL PAD NAMES. SORTED-PINS
IS A LIST CONTAINING POINTS. ORDER-PINS RETURNS
A LIST OF PAD NAMES IN THE ORDER OF SORTED-LIST.
THIS IS NECESSARY BECAUSE THE FUNCTION PAD-LAYOUT









(cdr (reverse (car sorted-pins)))
(car (reverse
(car sorted-pins))))))
(order-pins pins (cdr sorted-pins)))))))
(def order-pinsl
(lambda (pins work-list side)
(cond
((null work-list) (list side))
(t
(append (list (order-pins2 pins (car work-list) side))
(order-pinsl pins (cdr work-list) side))))))
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(def order-pins2
(lambda (pins work-list side)
(cond
((or (is-pad-output4? (cadar pins))
(is-pad-output8? (cadar pins)))
(cond
((and (eq (cadaddadr (car pins)) (cadar work-list))
(eq (caddaddadr (car pins)) (caddar work-list)))
(append (cdr work-list) (cdar pins)))
(t
(order-pins2 (cdr pins) work-list side))))
((or (is-pad-tri-state4? (cadar pins))
(is-pad-tri-state8? (cadar pins)))
(cond
((and (eq (cadaddadr (car pins)) (cadar work-list))
(eq (caddaddadr (car pins)) (caddar work-list)))
(append (cdr work-list) (cdar pins)))
(t
(order-pins2 (cdr pins) work-list side))))






((eq (caadr (car pins)) (caar work-list))
(append (cdr work-list) (cdar pins)))
(t
(order-pins2 (cdr pins) work-list side))))
( (is-pad-input? (cadar pins))
(cond
((if (= (length (car (reverse (cadr (car pins))))) 2)
(eq (cadar (reverse (cadr (car pins))))
(cadar work-list))
(and (eq (cadar (reverse (cadr (car pins))))
(cadar work-list))
(eq (caddar (reverse (cadr (car pins))))
(caddar work-list))))
(append (cdr work-list) (cdar pins)))
(t
(order-pins2 (cdr pins) work-list side))))
(t (null-item)))))
PRE-NUMBER-PINS AND PRE-NUMBER-PINSl ARE USED WHEN
PADS ARE PLACED ON THREE OR FOUR SIDES. THESE
FUNCTION ENSURE THAT THE INTERNAL TRMINATION SITE,
LEFT OR RIGHT, ARE CONSIDERED IN NUMBER ASSIGNMENT.
FOR EXAMPLE, PADS ALONG THE TOP THAT CONNECT TO THE
RIGHT SIDE OF THE CIRCUIT SHOULD BE POSITIONED ON
THE RIGHT CORNER, WHILE THOSE THAT CONNECT TO THE LEFT
SIDE ARE PLACED ON THE LEFT CORNER,
(def pre-number-pins
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(append out (pre-number-pinsl (cdr list) (caar list)
(cadar list) flag))))))
(def pre-number-pinsl
(lambda (list side-list sidel flag)
(cond















(list (number-pins side-list sidel
flag D)
flag)))))
ASSIGNS A NUMBER TO EACH PIN THAT, ALONG WITH THE SIDE,
LOCATES EACH PAD. NUMBERS FOR PINS ON THE TOP OR
BOTTOM SIDES THAT CONNECT TO THE LEFT SIDE ARE ASSIGNED
BY A COUNTER STARTING AT 0. THE COUNTER FOR PADS THAT
CONNECT TO THE RIGHT SIDE STARTS WITH THE MAXIMUM NUMBER
(THE PAD AT THE RIGHT CORNER) AND COUNTS DOWN UNTIL THE
LIST IS EXHAUSTED,
(def number-pins
(lambda (list sidel side2 pin-number)
(cond
((null list) (list sidel))
((and (or (eq sidel 'top) (eq sidel 'bottom))
(eq side2 'right))
(append (list (cons (car list) (list pin-number)))
(number-pins (cdr list) sidel side2
(1- pin-number))))
(t
(append (list (cons (car list) (list pin-number)))
(number-pins (cdr list) sidel side2
(1+ pin-number)))))))
PINS-DIMENSIONS DETERMINES THE DIMENSIONS OF THE CIRCUIT
IT'S OUTPUT IS A FOUR NUMBER VECTOR CONTAINING THE
POSITIONS OF THE TOP, RIGHT BOTTOM AND LEFT SIDES OF THE
CIRCUIT. VARIOUS PARAMETERS ARE CONSIDERED IN
CALCULATING THESE NUMBERS. AMONG THEM:
150
1. MAXIMUM PAD-HEIGHT FOUND IN THAT SIDE
2. SIZE OF THE INTERNAL CIRUIT LAYOUT
3. POWER AND GROUND RING REQUIREMENTS
4. RING-WIDTH
(def pins-dimensions
(lambda (pin-net pins power ring-width extended-right
extended-top)
(cond
; WHEN PADS PLACED ON TOP AND BOTTOM SIDES ONLY
((>= (* 2 extended-right) (* (length pins) (pad-class-width)))
(make-dimensions
(+ extended-top (ring-width-top ring-width) power power 3
; RETURNS THE HEIGHT OF THE TALLEST PAD ON
; THE TOP PAD LIST




(flambda (pin) (pin-height pin
power) ) )
)
(+ extended-right (ring-width-right ring-width) power 3)
(- (ring-width-bottom ring-width) pins-power power power 3
; RETURNS THE HEIGHT OF THE TALLEST PAD ON
; THE BOTTOM PAD LIST
(slash-alpha (cdr (reverse (car pin-net)))
(pad- class -basic-height)
(function max)
(flambda (pin) (pin-height pin power))))
(- (ring-width-left ring-width) power power 6)))
((>= (+ extended-top extended-top extended-right)
(* (length pins) (pad-class-width)))
(make-dimensions
(+ extended-top (ring-width-top ring-width) power power 3
(slash-alpha (cdr (reverse (car pin-net)))
(pad- class -basic-height)
(function max)
(flajnbda (pin) (pin-height pin power))))
(+ extended-right (ring-width-right ring-width)
power power 3 (slash-alpha
(cdr (reverse (caddr pin-net)))
(pad- class -basic-height)
(function max)
(flambda (pin) (pin-height pin power))))
(- (ring-width-bottom ring-width) power power 3)
(- (ring-width-left ring-width) power power 3
(slash-alpha (cdr (reverse (cadr pin-net)))
(pad- class -basic-height)
(function max)




(+ extended-top (ring-width-top ring-width) power power 3
(slash-alpha (cdr (reverse (car pin-net)))
(pad-class -basic-height)
(function max)
(flajnbda (pin) (pin-height pin power))))
(+ extended-right (ring-width-right ring-width)
power power 3 (slash-alpha
(cdr (reverse (cadddr pin-net)))
(pad- class -basic-height)
(function max)
(f lambda (pin) (pin-height pin power))))
(- (ring-width-bottom ring-width) power power 3
(slash-alpha (cdr (reverse (cadr pin-net)))
(pad- class -basic-height)
(function max)
(flajnbda (pin) (pin-height pin power))))
(- (ring-width-left ring-width) power power 3





GIVEN THE COMPLETE PAD NETS, PLACE-PINS BREAKS OFF THE
LIST OF PADS FOR ONE SIDE AND GIVES IT TO PLACE-PINS 1
FOR FURTHER PROCESSING. DIMENSIONS VALUES ARE OBTAINED
FROM PINS-DIMENSIONS. POWER IS THE WIDTH OF THE SKELETON
POWER/GROUND RAILS,
(def place-pins
(lambda (pin-list dimensions power)
(cond
((= (length pin-list) 7) (null-item))
(t
(merge (place-pinsl (cdr (reverse (car pin-list)))
(car (reverse (car pin-list)))
dimensions power)
(place-pins (cdr pin-list) dimensions power))))))
GIVEN A LIST OF PADS ON A GIVEN SIDE, PLACE-PINSl PEELS
OFF INDIVIDUAL PADS AND GICES THEM TO PLACE-PIN FOR
FURTHER PROCESSING.
(def place-pinsl
(lambda (pin-listl side dimensions power)







(merge (place-pin (cadar pin-listl)
(caar pin-listl) side power)
(place-pinsl (cdr pin-listl) side
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dimensions power)))))))
PLACES AND ORIENTS THE PIN LAYOUTS. THE ACTUAL
LAYOUT IS PRODUCED BY LAYOUT-PAD. ORIGINAL PAD
ORIENTATION IS SUITED FOR LAYING PADS ON THE BOTTOM.
TO OBTAIN CORRECT ORIENTATIONS FOR THE OTHER SIDES,
THE L5 FUNCTION MIRRORX (PRODUCES AN IDENTICAL IMAGE
AS IF THE X-AXIS WERE A MIRROR) IS USED FOR THE TOP,
THE L5 FUNCTION ROTCCW (ROTATE COUNTER CLOCKWISE) IS
USED FOR THE RIGHT SIDE,
THE L5 FUNCTION ROTCW (ROTATE CLOCKWISE) IS USED FOR
THE LEFT SIDE.
THE PRODUCT OF THE PIN-NUMBER AND THE WIDTH OF THE
PAD-CLASS PROVIDES THE X-COORDINATE POSITION WHEN
PLACING PADS ON THE TOP OR BOTTOM SIDES, AND THE
Y-COORDINATE FOR THE RIGHT AND LEFT SIDES.
(def place-pin
(lambda (pin pin-number side power)
(cond
((eq side 'top)
(move (mirrorx (layout-pad pin power 'top))
(* (pad-class-width) (1- pin-number))
top))
((eq side 'right)
(move (rotccw (layout-pad pin power 'right))
right
( (pad-class-width) (1- pin-number))))
((eq side 'bottom)
(move (layout-pad pin power 'bottom)




(move (rotccw (mirrorx (layout-pad pin power 'left)))
left
(* (pad-class-width) (1- pin-number)))))))
LAYOUT-GROUND-RING BUILDS A METALl RING ON THE INTERIOR
PAD BOUNDARY AND CONNECTS IT TO THE SKELETON GROUND RAIL
SITUATED ON THE TOP OF THE INTERNAL CIRCUIT LAYOUT. THE
THE LAYOUT DEPENDS ON THE NUMBER OF SIDES USED TO PLACE
PADS, THE SIZE OF THE INTERNAL LAYOUT, THE DIMENSIONS
OBTAINED FROM PINS-DIMENSIONS, AND THE LOCATION OF THE
POWER PAD. THIS ROUTINE WILL ONLY LAY METAL WHERE
REQUIRED. FOR LAYOUTS WITH PADS ON 2 OR 3 SIDES, THE
RING CONSISTS OF WIRES ON THE LEFT, RIGHT AND TOP SIDES
WITH A CONNECTION TO GROUND-PAD. FOR LAYOUTS WITH PADS
ON 4 SIDES, THE RING CONSISTS OF WIRES ON ALL FOUR SIDES,
(def layout-ground-ring
(lambda (pins-power power dimensions extended-right extended-top
power-point ground-point sides)
(let ((offset (+ pins-power (pad-class-basic-height))))
(let ((top (- (dimensions-top dimensions) offset))
(right (- (dimensions-right dimensions) offset))
(bottom (+ (dimensions-bottom dimensions) offset))
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(rect 'NM (- (point-x ground-point) (/up power 2))
intended-top
(+ (point-x ground-point) (/up power 2))
(point-y ground-point))




(rect ' NM (+ (- left offset) pins-power 3)
bottom
(- (point-x power-point) (/up (pad-class-width)
2))
(+ bottom pins-power))
(rect 'NM (+ (- left offset) pins-power 3)
bottom




(rect ' NM (- (point-x ground-point) (/up power 2))
intended-top
















(- (point-x power-point) (/up (pad-class-width)
2))
(+ bottom pins-power))







(rect 'NM (- (point-x ground-point) (/up power 2))
intended-top















RETURNS A LIST OF FOUR NUMBERS THAT INDICATE THE WIDTH
REQUIRED BY THE TOP, RIGHT, BOTTOM AND LEFT PAD ROUTING
CHANNELS,
(def get-ring-width
(lambda (item right top)
(make- ring-width
(* 7 (if (null (extract-nets item 'top right top))
(net -track-number




(* 7 (if (null (extract-nets item 'right right top))
(net -track-number




(* 7 (if (null (extract-nets item 'bottom right top))
(net -track-number




(* 7 (if (null (extract-nets item 'left right top))
(net -track-number






; GIVEN A LIST OF POINTS RETURNS A LIST OF THE POINT
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(t (sort-yl (car list) (cdr list) list sorted-list)))))
(def sort-yl
(lambda (thing 1 list sorted-list)
(cond
((null 1) (sort-y (excise thing list)
(append sorted-list (list (point-y (car thing))))))
((> (point-y (car thing)) (point-y (caar 1)))
(sort-yl (car 1) (cdr 1) list sorted-list))
(t (sort-yl thing (cdr 1) list sorted-list)))))
PREP-PAD-BANK IDENTIFIES THE LOCATION OF THE GROUND
AND POWER PADS AND CALLS ON LEFT-PAD-BANK AND
RIGHT-PAD-BANK TO BUILD THE PAD NET LIST,
(def prep-pad-bank
(lambda (list side)
(let ((ground-point (point-x (find pins-layout '(ground))))
(power-point (point-x (find pins-layout '(power)))))
(cond
((eq side 'left)




(right-pad-bank (get-nets list '(bottom))
(get-nets list '(right))
(get-nets list '(top))))))))
IDENTIFIES THOSE PADS LOCATED TO THE LEFT OF THE
POWER PAD, IF ON THE BOTTOM, AND TO THE LEFT OF
THE GROUND PAD, IF ON THE TOP AND RETURNS A LIST
THAT PINPOINTS THEIR LOCATION AS FOLLOWS:
1. IF PAD IS ON THE LEFT SIDE,
USE THE PAD'S Y-COORDINATE
2. IF PAD IS ON THE BOTTOM SIDE,
USE THE PAD X-COORDINATE * -1
3. IF PAD IS ON TOP,
USE THE PAD X-CODRDINATE + EXTENDED-TOP.
(def left-pad-bank








(map-argument 'plus extended- top
(extract-points top ground-point < ())()))))
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IDENTIFIES THOSE PADS LOCATED TO THE RIGHT OF THE
POWER PAD, IF ON THE BOTTOM, AND TO THE RIGHT OF
THE GROUND PAD, IF ON THE TOP AND RETURNS A LIST
THAT PINPOINTS THEIR LOCATION AS FOLLOWS:
1. IF PAD IS ON THE RIGHT SIDE,
USE THE PAD'S Y-COORDINATE
2. IF PAD IS ON THE BOTTOM SIDE,
USE THE PAD X-COORDINATE * -1
3. IF PAD IS ON TOP,
USE THE PAD X-COORDINATE + EXTENDED-TOP.
(def right-pad-bank
(lambda (bottom right top)
(append
(map-argument 'times -1
(extract-points bottom power-point '> ()) ())
(mapcar 'caddar right)
(map-argument 'plus extended-top
(extract-points top ground-point '> ()) ()))))
; EXTRACTS FROM A LIST OF POINTS THOSE POINTS THAT MEET
; THE CONDITION SET BY PREDICATE WITH RESPECT TO THE
; PARAMETER POINT,
(def extract-points





((predicate (cadaar list) point)
(extract-points (cdr list) point predicate
(append output (list (cadaar list)))))
(t (extract-points (cdr list) point predicate output)))))))
APPLIES THE FUNCTION SPECIFIED BY PREDICATE AND THE
BY THE PARAMETER
fOR EXAMPLE,








(lambda (predicate argument list output)
(cond
((null list) output)
(t (map-argument predicate argument (cdr list)
(append output
(list (predicate (car list)
argument))))))))
; NET LAYOUT
TOP-LEVEL OF PAD ROUTING ROUTINES. THE PROBLEM IS
DIVIDED IN TWO; THE LEFT AND RIGHT ROUTING PROBLEM.
MOAT BREAKS THE NET-LISTS IN TWO. INNER-BANK CONTAINS
THE INTERNAL NET TERMINALS AND OUTER-BANK THE PAD
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TERMINALS. THE NET-LISTS ARE PASSED TO ROUTE-LEFT-BOTTOM
OR ROUTE-RIGHT-BOTTOM. THESE ROUTE ALL NETS WITH PADS ON
THE BOTTOM. WHEN FINISHED, IT PASSES WHAT REMAINS OF THE
NET-LIST TO ROUTE-LEFT-SIDE OR ROUTE-RIGHT-SIDE. THESE
ROUTE NETS WITH PADS ON THE LEFT OR RIGHT SIDES. WHAT'S
LEFT OF THE NET-LISTS IS THEN ROUTED BY ROUTE-LEFT-TOP
OR ROUTE-RIGHT-TOP.
(def moat
(lambda (left-ring-nets right-ring-nets layer width ring-width)
(declare (special layer width ring-width))
(let ((space 3))
(merge



















ROUTES NETS BETWEEN PADS ON THE BOTTOM AND CORRESPONDING
TERMINAL ON THE LEFT SIDE UNTIL IT ENCOUNTERS POSITIVE
VALUE IN OUTER-BANK. IT THEN PASSES THE NET-LIST TO
ROUTE-LEFT-SIDE,
(def route-left-bottom
(lambda (t-in t-out track-number)
(cond
((null t-out) (null-item))





(abs (+ (car t-out) (/ width 2)))
(- power (bottom-width ring-width))
(abs (- (car t-out) (/ width 2)))
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(+ (- (* track-number 7)) width))
(rect layer
(- (* track-number 7))
(- (* track-number 7))
(abs (- (car t-out) (/ width 2)))
(+ (- (* track-number 7)) width))
(rect layer
(- (* track-number (+ space width)))
(- (* track-number (+ space width)))
(- width (* track-number (+ space width)))
(+ (car t-in) (/ width 2)))
(move (poly-cut) (- (* track-number (+ space width)))
(+ (car t-in) (/ width 2)))
(rect 'NP (- (/ width 2) (* track-number (+ space width)))
(- (car t-in) 1)
(+ power space (/ width 2))
(+ (car t-in) 1))
(route-left-bottom (cdr t-in) (cdr t-out)
(+ 1 track-number)))))))
ROUTES NETS BETWEEN PADS ON THE LEFT SIDE AND THE
INTERNAL CIRCUIT UNTIL IT ENCOUNTERS AN ELEMENT IN
OUTER-BANK WITH A VALUE GREATER THAN EXTENDED -TOP
.
IT THEN PASSES WHAT REMAINS OF THE LIST TO
ROUTE-LEFT-TOP.
(def route-left-side
(lambda (t-in t-out flag track)
(let ((span (left-width ring-width)))
(cond
((null t-out) (null-item))




((= (car t-in) (car t-out))
(merge
(rect ' NM (- power span)
(- (car t-out) (/ width 2))
(- space)
(+ (car t-out) (/ width 2)))
(move (poly-cut) (- space width)
(+ (car t-out) (/ width 2)))
(rect 'NP (- space (/ width 2))
(- (car t-out) 1)
(+ power space (/ width 2))
(+ (car t-out) D)
(route-left-side (cdr t-in) (cdr t-out) 'straight 1)))
((> (car t-in) (car t-out))
(merge
(route-left-moat-up (car t-in) (car t-out)
(if (eq flag 'up) track 1))
(route-left-side (cdr t-in) (cdr t-out) 'up




(route-left-moat-down (car t-in) (car t-out)
(if (eq flag 'down) track 1))
(route-left-side (cdr t-in) (cdr t-out) 'down
(if (eq flag 'down)
(addl track)
2))))))))))
; ROUTES WHAT REMAINS OF NET-LIST BETWEEN PADS ON TOP
; AND TERMINALS ON THE LEFT-SIDE,
(def route-left-top
(lambda (t-in t-out)






(route-left-topl t-in t-out (length t-in))
(route-left-top (cdr t-in) (cdr t-out))))))))
(def route-left-topl
(lambda (t-in t-out track)
(merge
(rect 'NM (- (car t-out) extended-top (/ width 2))
(- (+ extended-top (* (+ space width) track))
width)
(+ (- (car t-out) extended-top) (/ width 2))
(+ extended-top span power power))
(rect 'NM (- (* (+ space width) track))
(- (+ extended-top (* (+ space width) track))
width)
(+ (- (car t-out) extended-top) (/ width 2))
(+ extended-top (* (+ space width) track)))
(rect 'NM (- (* (+ space width) track))
(- (car t-in) (/ width 2))
(- width (* (+ space width) track))
(+ extended-top (* ( + space width) track)))
(move (poly-cut) (- ( track (+ space width)))
(+ (car t-in) (/ width 2)))
(rect 'NP (- width (/ width 2) (* track (+ space width)))
(- (car t-in) 1)
(+ power 3 (/ width 2))
(+ (car t-in) 1)))))
; WHEN THE TERMINAL IN INNER-BANK > TERMINAL FROM
; OUTER-BANK,
(def route-left-moat-up
(lambda (inner outer track)
(merge
(rect ' NM (- span power power)
(- outer (/ width 2))
(- width (* track (+ space width)))
(+ outer (/ width 2)))
(rect 'NM (- (* track (+ space width)))
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(- outer (/ width 2))
(- width (* track (+ space width)))
(+ inner (/ width 2)))
(move (poly-cut) (- (* track (+ space width)))
(+ inner (/ width 2)))
(rect 'NP (- (* track (+ space width)) (/ width 2))
(- inner 1)
(+ power 3 (/ width 2))
(+ inner 1)))))
; WHEN TERMINAL IN OUTER-BANK > TERMINAL FROM INNER-BANK,
(def route-left-moat-down
(lambda (inner outer track)
(merge
(rect ' NM (- span power power)
(- outer (/ width 2))
(- (* track (+ space width)) space span)
(+ outer (/ width 2)))
(rect 'NM (- (* track (+ space width)) span space width)
(- inner (/ width 2))
(- ( track (+ space width)) span space)
(+ outer (/ width 2)))
(move (poly-cut) (- (* track (+ space width))
span space width)
(+ inner (/ width 2)))
(rect 'NP (- (* track (+ space width))
span space (/ width 2))
(- inner 1)
(+ power 3 (/ width 2))
(+ inner 1)))))
ROUTES NETS BETWEEN PADS ON THE BOTTOM AND CORRESPONDING
TERMINAL ON THE RIGHT SIDE UNTIL IT ENCOUNTERS POSITIVE
VALUE IN OUTER-BANK. IT THEN PASSES THE NET-LIST TO
ROUTE-RIGHT-SIDE,
(def route-right-bottom
(lambda (t-in t-out track-number)
(cond
((null t-out) (null-item))





(rect layer (abs (+ (car t-out) (/ width 2)))
(- (bottom-width ring-width) power)
(abs (- (car t-out) (/ width 2)))
(+ (- (* track-number 7)) width))
(rect layer (abs (+ (car t-out) (/ width 2)))
(- (* track-number 7))
(+ extended-right (* track-number 7))
(+ (- ( track-number 7)) width))




(- (* track-number (+ space width)))
• (+ extended-right (* track-number
(+ space width)))
(+ (car t-in) (/ width 2)))
(move (poly-cut) (- (+ extended-right
(* track-number (+ space width)))
width)
(+ (car t-in) (/ width 2)))
(rect ' NP (- extended-right power 3 power 3)
(- (car t-in) 1)
(+ extended-right space (/ width 2))
(+ (car t-in) 1))
(route-right-bottom (cdr t-in) (cdr t-out)
(+ 1 track-number)))))))
ROUTES NETS BETWEEN PADS ON THE RIGHT SIDE AND THE
INTERNAL CIRCUIT UNTIL IT ENCOUNTERS AN ELEMENT IN
OUTER-BANK WITH A VALUE GREATER THAN EXTENDED-TOP.
IT THEN PASSES WHAT REMAINS OF THE LIST TO
ROUTE-RIGHT-TOP.
(def route-right-side
(lambda (t-in t-out flag track)
(let ((span (right-width ring-width)))
(cond
((null t-out) (null-item))
((> (car t-out) extended-top) (route-right-top t-in t-out))
(t
(cond
((= (car t-in) (car t-out))
(merge
(rect ' NM (+ extended-right space)
(- (car t-in) (/ width 2))
(+ extended-right span power)
(+ (car t-in) (/ width 2)))
(move (poly-cut) (+ extended-right space)
(+ (car t-in) (/ width 2)))
(rect 'NP (- extended-right power
(- (car t-in) 1)
(+ extended-right space
(+ (car t-in) 1))
(route-right-side (cdr t-in) (cdr t-out) 'straight 1)))
((> (car t-in) (car t-out))
(merge
(route-right-moat-up (car t-in) (car t-out)
(if (eq flag 'up) track
(route-right-side (cdr t-in) (cdr t-out) 'up
(if (eq flag 'up) (addl track)
(merge
(route-right-moat-down (car t-in) (car t-out)
(if (eq flag 'down) track
(route-right-side (cdr t-in) (cdr t-out) 'down
(if (eq flag 'down)
(addl track)
2))))))))))







; WHEN THE TERMINAL IN INNER-BANK > TERMINAL FROM
; OUTER-BANK,
(def route-right-moat-up
(lambda (inner outer track)
(merge
(rect 'NM (+ extended-right
(* track (+ space width)))
(- outer (/ width 2))
(+ extended-right span power power)
(+ outer (/ width 2)))
(rect 'NM (+ extended-right
(* track (+ space width)))
(- outer (/ width 2))
(+ extended-right width
(* track (+ space width)))
(+ inner (/ width 2)))
(move (poly-cut) (+ extended-right
(* track (+ space width)))
(+ inner (/ width 2)))
(rect 'NP (- extended-right power 3 power 3 (/ width 2))
(- inner 1)
(+ extended-right (/ width 2)
(* track (+ space width)))
(+ inner 1)))))
; WHEN THE TERMINAL IN INNER-BANK < TERMINAL FROM
; OUTER-BANK,
(def route-right-moat-down
(lambda (inner outer track)
(merge
(rect ' NM (- (+ extended-right space span)
(* track (+ space width)))
(- outer (/ width 2))
(+ extended-right span space power power)
(+ outer (/ width 2)))
(rect ' NM (- (+ extended-right span space)
(* track (+ space width)))
(- inner (/ width 2))
(- (+ extended-right span width space)
(* track (+ space width)))
(+ outer (/ width 2)))
(move (poly-cut) (- (+ extended-right span space)
(* track (+ space width)))
(+ inner (/ width 2)))
(rect ' NP (- extended-right power 3 power 3 (/ width 2))
(- inner "1)
(- (+ extended-right span (/ width 2) space)
(* track (+ space width)))
(+ inner 1)))))
; ROUTES WHAT REMAINS OF NET-LIST BETWEEN PADS ON TOP
; AND TERMINALS ON THE LEFT-SIDE,
(def route-right-top
(lambda (t-in t-out)







(route-right-topl t-in t-out (length t-in))
(route-right-top (cdr t-in) (cdr t-out))))))))
(def route-right-topl
(lambda (t-in t-out track)
(merge
(rect 'NM (- (car t-out) extended-top (/ width 2))
(- (+ extended-top ( (+ space width) track))
width)
(+ (- (car t-out) extended-top) (/ width 2))
(+ extended-top span power power))
(rect 'NM (- (car t-out) extended-top (/ width 2))
(- (+ extended-top (* (+ space width) track))
width)
(+ extended-right (* track (+ space width)))
(+ extended-top (* (+ space width) track)))
(rect 'NM (- (+ extended-right (* (+ space width) track))
width)
(- (car t-in) (/ width 2))
(+ extended-right (* (+ space width) track))
(+ extended-top (* ( + space width) track)))
(move (poly-cut) (- (+ extended-right
(* track (+ space width)))
width)
(+ (car t-in) (/ width 2)))
(rect 'NP (- extended-right power 3 power 3 (/ width 2))
(- (car t-in) 1)
(- (+ extended-right (* track (+ space width)))
(/ width 2))
(+ (car t-in) 1)))))
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APPENDIX C








(def on signal input 5)
(def reset signal input 6)
(def a port input (7 8))
(def b register)
(def c port output (9 10))
(proces procl
off
(cond (on (go start))
(t (go off)))
start
(cond (on (setq b a)
(setq c b)
(go start))








(def on signal input 5)
(def reset signal input 6)
(def a port input (7 8))
(def b register)
(def c port output (9 10))
(process procl






















(def reset signal input 17)
(def 18 power)
(always
(cond ((bit bin) (setq rO (>> (bit ain) ain)))
(t (setq rO 0)))
(cond ((bit 1 bo) (setq rl (>> (bit (+ rO aO)) (+ rO aO))))
(t (setq rl (>> (bit rO) rO))))
(cond ((bit 2 bl) (setq r2 (» (bit (+ rl al)) (+ rl al))))
(t (setq r2 (>> (bit rl) rl))))
(cond ((bit 3 b2) (setq res (>> (bit (+ r2 a2))
(+ r2 a2))))
(t (setq res (>> (bit r2) r2))))






















(def reset signal input 5)
(def time-on signal input 6)
(def hire signal input 7)
(def mile-mark signal input 8)
(def display port inp [ut (9 10 11 12 13 14 15 16))
(def charge-time signal internal)
(def maximum-time constant 100)
(def base-fare constant 20)
(def cost-per-mile constant 50)
(def cost-per-time constant 10)
(process time-clock
off
(cond (time-on (setq timer 0) (go on))
(t (go off)))
on
(cond (time-on (cond ((= timer maximum-time)
(setq timer 0)
(signal charge-time)
(t (setq timer (1+ timer))))
(go on))
(t (setq timer 0) (go off))))
(process fare-clock
f or-hire
(cond (hire (setq fare base-fare) (go hired))
(t (go for-hire)))
hired
(par (cond ((not hire) (go for-hire))
((and charge-time mile-mark)
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